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The hardware described in the following pages is an interface for a new computer music
instrument, the Continuum Fingerboard. The Continuum is a new type of polyphonic 
music performance device with a continuous playing surface rather than discrete keys. 
In its current form, the Continuum is dependent on a PC for the scanning of its playing 
surface and has limited options for interfacing to synthesizers. The proposed hardware 
is designed to fulfill three major functions: 
• Internalization of surface scanning hardware to remove the reliance on external PC.
• Provide MIDI input and output for interfacing with commercially available synthe­
sizers.
• Provide analog output for "real-time" VCO based synthesizers.
The heart of the system centers around embedded PowerPC and FPGA technolo­
gies. An embedded PowerPC MPC823 microprocessor provides the processing power 
for scanning the keys and formating the data for both the MIDI and analog interfaces. 
The FPGA provides flexible data buffering and formating for the analog interface. All 
described hardware for the final design was designed, built, and tested. 
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1.2 Motivation 
The motivation for the development of the proposed interface hardware for the Con­
tinuum was to expand its capabilities to include MIDI and analog outputs, thus allowing 
for connections to commercially available synthesizers. Currently, users of the Contin­
uum keyboard are required to use a somewhat expensive {although extremely powerful) 
DSP engine called the Capybara from Symbolic Sound [1]. The most unique feature of 
the new interface is the ability to provide analog output. There are fairly few controllers 
available that provide analog control voltages as output. Having this capability makes 
the Continuum an attractive input device for experimental musicians using analog VCO 
b<).Sed synthesizers. Attempts were also made to keep the analog interface standalone as 
well as configurable so as to expand its use to any application where there is a need for 
multichannel digital-to-analog conversion. 
1.3 Organization 
The remainder of this paper is organized as follows. Chapter 2 consists of general 
background information on previous and relevant instruments as well as information per­
taining to the current architecture of the Continuum keyboard. Chapter 3 introduces the 
proposed directions for the continuum keyboard interface. Applicable work on proposed 
designs is discussed as well as why some development paths were abandoned in favor of 
the final implementation. 
Chapter 4 covers the details of all the hardware designs for the interface. Chap­
ter 5 details the software development involved with the final interface implementation. 




2.1 Early Keyboard Instruments 
Interest in keyboard based instruments dates back to the fifteenth century with the 
development of the clavichord. The clavichord produces sound in a way fairly similar 
to a piano in that when a key is pressed a brass blade comes in contact with a string, 
causing it to vibrate. When the key is released the brass blade is lifted from the string 
and the vibration of the string is damped. As simple as this mechanism is, it provided 
the performer with a fair degree of dynamic control over individual notes in a chord. The 
clavichord could also produce vibrato in notes by varying pressure on the key after it was 
depressed. Despite the ability to provide responsive control over notes, the clavichord was 
not able to play loudly enough for most situations and thus gave way to the harpsichord 
in the sixteenth century. 
The harpsichord had the advantage of being loud enough to fill a large room by 
plucking of strings when keys are depressed. However, the volume comes at a price since 
plucking necessitates the loss of dynamic control. Similarly, the organ of the seventeenth 
century also lacks dynamic control over individual notes in a chord. 
The eighteenth and nineteenth centuries saw the development of what is still the 
most popular acoustic keyboard instrument, the piano. The piano was a culmination of 
previous efforts in that it provided the volume to fill a large hall as well as the ability 
to provide dynamic control over individual notes in a chord. However, the piano is not 
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without its limitations. The hammer and dampening system of the piano action make 
crescendo and vibrato impossible since notes begin to decay immediately after being 
struck [2]. 
2.2 Analog and Digital Synthesizers 
Although there are far too many analog and digital performance synthesizers and 
input devices to be covered here, a few are worth mentioning due to their attempts at 
continuous control of pitch pertaining to the work documented in this thesis. 
The first electronic instrument to allow continuous control of pitch was the Trauto­
nium developed by Friedrich Trautwein in 1928 and later improved upon in the 1950s 
by Oskar Sala. Continuous pitch control was accomplished using a long resistive wire 
stretched across a metal plate. The resistive wire varied the voltage across a capacitive 
circuit which, in turn, discharged onto the grid of a vacuum tube periodically, chang­
ing the output frequency of the system. Continuous volume control was also provided 
through a pressure-sensitive resistor located underneath the plate. The main limitation 
of this method, and of the ribbon controllers of future analog synthesizers, was that these 
controllers provide only one dimension of continuous control and cannot track more than 
one finger [3], [4]. 
Another continuous pitch instrument from the 1920s was the Aetherphon, more com­
monly know as the Theremin, invented by Leon Theremin. The most striking feature of 
this instrument is in the way it is played. The performer plays the Theremin by moving 
her hands with respect to two antennae. By doing so, the performer changes the effective 
capacitances of the antennas which are components in a high-frequency oscillator. One 
hand controls amplitude while the other c;:ontrols the frequency of a 170-kHz oscillator 
and through heterodyning, the audible beat frequency [3]. 
Modern electronic keyboards are able to use key velocity and aftertouch to control 
sound synthesis and in some cases provide a polyphonic aftertouch 1 allowing the performer 
continuous control over individual notes in a chord. The Clavier developed by Robert 
4 
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Moog [5] in the 1980s extends these capabilities by measuring not only pressure aftertouch 
but exact vertical and horizontal location of the finger on the key as well. 
The last keyboard of interest is the Rolky keyboard developed by researchers at 
McGill University and demonstrated in 1985. The Rolky provided a continuous playing 
surface which, unlike ribbon controllers, was two-dimensional and could track each fingers 
position, offering the performer a great deal of control over individual notes in a chord [6]. 
2.3 Continuum 
As stated in Section 1.1, the Continuum, shown in Figure 2.1 1 is a new type of poly­
phonic music performance device with a continuous playing surface rather than discrete 
keys. It is capable of tracking up to 10 points on the x-, y-, and z-axes independently for 
up to 10 simultaneous notes, as shown in Figure 2.2. In order to have an understanding 
of the need for the interface discussed in this thesis, this section will provide background 
information on the continuum and its current and proposed interfaces [2]. 
Figure 2.1 Continuum Fingerboard [7]. 
2.3.1 General description 
The outputs from the Continuum's playing surface are mapped to parameters corre­
sponding to pitch, timbre1 and dynamics. The x-axes position maps to pitch. Since the 
pitch control of this instrument is continuous, the performer must place the fingers quite 
accurately to play in tune. The performer is also able to slide or rock fingers after they 
are placed for pitch glide and vibrato. An octave on the Continuum is slightly smaller 
5 
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Figure 2.2 Continuum Fingerboard Close-Up [7]. 
than an octave on a standard piano keyboard with a 2.5-cm change in the x-direction 
corresponding to a pitch change of 200 cents [2]. 
The y-axis position maps to timbral control for each note in a chord. In this way the 
performer can bring out certain notes in a chord by playing them with different timbre in 
a fashion similar to that employed with the finger boards of classical string instruments. 
Since all axes offer continuous control, movement on the y-a:xis can be used to perform 
timbral glides as well [2]. 
The z-axis position, corresponding to the pressure placed on the playing surface, 
maps to dynamic control. By fluctuating pressure, a performer can create tremelo with 
an experienced performer being able to play a crescendo on one note while simultaneously 
playing a decrescendo on c1,nother [2]. 
It is important to note that although these are the current mappings used by the 
Continuum, they are completely arbitrary. The Continuum consists of two components: 
the mechanical playing surface connected to a control computer, and a synthesis system 
to produce sound samples. The control computer scans the mechanical surface and 
produces 10 sets of x-, y- 1 and z-coordinates. These coordinates may then be interpreted 
as desired by the users synthesis method. This makes the Continuum a very flexible 
input device since any change in synthesis technique does not affect the software of the 
control computer [2]. 
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2.3.2 Mechanical design 
The playing surface of the Continuum is constructed from multiple small rods with 
magnets on their ends. The rods are suspended by small pins and springs such that the 
magnets are near Hall effect sensors as shown in Figure 2.3. When the performer presses 
down on the Mylar playing surface the rods beneath the finger are depressed ) moving 
the magnets on their ends closer to the Hall effect sensors. The two Hall effect sensors at 
either end of the rod detect the proximity of the magnets 1 and this information is used 
to calculate finger position as discussed in Section 2.3.2.l [2]. 
Figure 2.3 Continuum Fingerboard Mechanics [7]. 
2.3.2.1 Computing finger location 
The control hardware for the Continuum, further described in Chapter 4, scans all 
512 Hall effect sensors and then normalizes their values using minimum and maximum 
readings. Minimum and maximum readings are obtained from the state where the rods 
are fully depressed 1 and at rest, respectively. 
The scanning software then detects fingers by looking for any bars whose normalized 
reading is greater than both its neighboring bars. This bar is labeled as the center, 
with its neighbors labeled as left and right. Raw data is shown in a screen capture in 
Figure 2.4. Pitch, in this case the x-axis, is computed from the location of the center bar. 
The y-axis position, timbre, is computed by summing the the back sensors of all three 
bars and dividing by the sum of all six sensors. The total finger pressure, the z-axis, is 
then just the sum of all six sensors. For vibrato the Continuum is able to detect exact 
1 In practice this involves the performer running a finger at maximum pressure down the front and 
back of the playing surface for the full length of the Continuum. 
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pitch by using parabolic interpolation of the sensor values as illustrated in Figure 2.5. 
Software discussed in [2] then tracks the finger locations to determine when fingers are 
placed1 removed, and moved and uses this information to generate and modify individual 
notes. 
Figure 2.4 Sensor Scan Screen Capture [7]. 
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As mentioned in Section 1.2, the current sound synthesis processor for the Contin­
uum Fingerboard is the Capybara from Symbolic Sound [1]. The Capybara is a powerful 
signal processing engine based around multiple Motorola DSPs and a graphic program­
ming environment called Kyma [SJ. While this system is very powerful and useful for 
programming and testing new synthesis techniques as well as running computationally 
intensive algorithms, it all comes at a high dollar cost. As such, it becomes useful to 
provide the Continuum with other interface options to interface with a larger variety of 
commonly available synthesizers. In the following sections, methods for providing these 
interfaces are examined in various stages of development. 
3.1 USE 
At first glance a reasonable choice for a standardized interface for the Continuum 
was MIDI. Since its introduction in 1983 MIDI has become a fairly mature standard 
used in many existing synthesizers. Although the data from the Continuum is quite 
able to be conformed to the MIDI data protocol ) the large amount of data produced 
by the Continuum when tracking 10 fingers is too much for the standard MIDI data 
rate of roughly 32-k baud to handle. Further analysis pointed to the development of 
a new USB-MIDI standard that proved to be of some interest. The USB-MIDI Class 
Definition defines protocols to transfer MIDI data at a rate hundreds of times faster than 
the original MIDI hardware [9]. 
g 
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The original MIDI specification has 16 channels available on a single cable [10]. The 
USE-MIDI standard expands this via use of "virtual" cables. By parsing standard MIDI 
events into virtual cables and 32-bit messages for standardized transfer over the USB, 
the MIDI data itself is transferred transparently. 
In order to make the Continuum both independent of a PC and USB compatible, it 
was necessary to find a microprocessor with the processing power required for scanning 
the Continuum as well as a USB interface. The ipEngine, detailed in Section 4.3, was 
chosen for this task. 
The first step was to create a BDM initialization file to configure the ipEngine mem­
ory for use with the Code Warrior IDE from Metrowerks [11]. Doing so required setting 
up the UPM on the ipEngines Power MPC823 controller. The UPM is responsible for 
proper timing of read and write cycles to external RAM [12]. To speed the pro-cess the 
ipEngines RS232 console bootstrap was used to read the UPM configuration registers [13]. 
The commands for this operation and the resulting BDM configuration are shown in Ap­
pendix K. Once the BDM was functional and the RS232 console 1/0 configured, the next 
task was to created low-level USB drivers based on the the USB specifications [14]. At 
the level of development reached, the drivers were able to detect SOF, IN, and SETUP 
USB tokens. Code listings for the USB drivers are shown in Appendix H. Testing of the 
drivers was accomplished using a PC as a USB host and running the USB controller in 
test mode using USB Single Step Transaction software from Intel [15], [16]. This software 
allowed for stepping through the transmission of individual USB tokens. Despite some 
initial software compatibility issues, functioning of the software was determined by scop­
ing the USB differential pair as shown in Figure 3.1 and interpreting the NRZI encoding. 
A log file showing the console I/0 from the ipEngine running the basic USB driver and 
decoding SOF, IN, and SETUP tokens is shown in Appendix H. The next step in devel­
opment would have been to set up the descriptor tables and USB command parsing for 
enumerating the ipEngine on a USB host bus. However, reports of timing problems with 
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Figure 3.1 USB SOF Token 
3.2 Integrated MIDI and Analog Board 
As USB development was abandoned, interest arose to use the Continuum as an input 
device for VCO based analog synthesizers. Doing so required the Continuum to be able 
to output analog control voltages. To accomplish this schematics were completed and 
PCB layout initiated for a 12-channel analog output board with four MIDI outputs and 
one MIDI input as shown in Appendix C. The board has two basic sections; MIDI 
and analog. The MIDI portion was based around a PIC microcontroller and 8-channel 
UART. MIDI was to be transmitted in the I2C protocol to the PIC which would then 
pass it on to the UART. The analog portion consisted Of three 4-channel serial DACs 
from Burr Brown capable of the 0-lOV voltage swing and 16-bit resolution required. The 
decision was made early on to include differential line drivers on the output of the DACs. 
DSA analysis was done to ensure that the impedance characteristics of the DAO and line 
driver would not adversely affect the low-pass filter placed between them as shown in 
Figure 3.2 and Figure 3.3. 
Although this design was progressing nicely it was also abandoned in favor of the 
current design presented in this thesis. The new design separates the· MIDI from the 
analog and adds the ability to reconfigure the hardware for different applications. 
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Figure 3.2 Bode Plot of DAC output with 10-krl load 


















The hardware is composed of three main functional components. The first is the 
input section, which pertains to the interface between the Continuum and ipEngine. 
The second component is the ipEngine itself and the associated processing involved in 
scanning the Continuum and formating the data. The third and final is the DAC board 
itself and its associated interface. 
4.2 Input 
The main input into the system, aside from user interface buttons, is the Continuum 
itself. The Continuum has a fairly simple parallel port interface with which to control 
and read sensors. Schematics for the Continuum interface are shown in Appendix G. 
Interfacing to the ipEngine is accomplished through the virtual I/0 implemented 
with the onboard Altera FPGA [13]. Physical connections to the ipEngine are shown 
in Table 4.1. Access to the virtual I/0 is handled through a straight forward memory 
mapping as discussed in Section 5.3. 
The process for reading the Continuum is fairly simple. The data direction pins on 
the ipEngine interface are first set for input. The address to be read (see Appendix G 
for function table,) is placed on the address pins and the corresponding register is read 
from the Continuum data lines. 
13 
Writing is also straightforward. The data direction pins on the ipEngine interface are 
set for output and the address pins set to the sensor number register. Next, the sensor 
number to be read is placed on the data lines. The data is then latched by toggling the 
hardware enable pin, low, then high. 
Table 4.1 Continuum and ipEngine Connections 
I DB25 I ipEngine I Description 
1 IA07 H7 (Continuum Data) 
2 IA06 H6 (Continuum Data) 
3 IA05 H5 (Continuum Data) 
4 IA04 H4 (Continuum Data) 
5 IA03 H3 (Continuum Data) 
6 IA02 H2 ( Continuum Data) 
7 !AOl Hl (Continuum Data) 
8 IAOO HO (Continuum Data) 
9 IA13 *RESET
10 IA12 *HEN (Hardware Enable)
11 IA11 R/W* 
12 IA!O HA2 (Continuum Address) 
13 !A9 HAI (Continuum Address) 
25 !AS HAO (Continuum Address) 
14-24 GND Ground 
4.3 Processing 
Processing is done by the ipEngine as shown in Figure 4.1. The ipEngine is responsible 
for all interfacing between components of the system as well as processing and preparing 
data. Key features of the ipEngine are: 





• Onboard 16-W power supply
• 16,000 gate FPGA
• Virtual I/0 interface
• USB host/slave controller
• LCD /video controller
• Dual RS-232
llElW<I C't.<>l'Xl< lV HV ,_.,y 
• 
.. � ...-'""""'" 
Figure 4.1 ipEngine Block Diagram 
Most of the description of what the ipEngine does is covered in the description of the 
software in Chapter 5. However, there is an interesting aspect of the ipEngine that is 
useful to cover as hardware, namely, the FPGA. The FPGA on the ipEngine is an Altera 
EPF6016QC used to implement memory mapped 1/0. The advantage of this is that the 
user can configure the FPGA on the fly to perform a number of functions. To configure 
the device VHDL implementing the "virtual I/0,, interface, provided by Brightstar, was 
compiled using free tools from Altera. The bit file generated by this process was then 
saved as an array of bytes separated by commas as shown in Appendix I. Programming 
the FPGA then simply involves clocking a serial bit stream out to the device using the 




Table 4.2 ipEngine-1 Memory Map [13] 
I Address Range (Hex) I Description
Ox0000.0000 - OxOOFF.FFFF 16MB DRAM 
OxFC00.0000 - OxFC7F.FFFF SMB FPGA Space 
OxFE00.0000 - OxFE3F.FFFF 4 MB Flash 
OxFF00.0000 - OxFF00.3FFF MPC823 On-Chip Registers 
OxFFOl. 0000 - OxFFOl. 0000 FPG A Config Register 
OxFF02.0000 - OxFF02.0000 Clock Synth Register 
4.4 Output 
4.4.1 MIDI board 
The MIDI board was designed and constructed according to the schematics and gerber 
plots shown in Appendix A to provide simple user I/0 as well as MIDI in and out 
capability for the continuum [17]. Interfacing to the ipEngine uses GPIO as well as the 
ipEngines second serial port as shown in Table 4.3. Reading buttons and writing LEDs 
simply involves reading or writing to the corresponding GPIO memory locations. LEDs 
need to be provided inverted input. Reading and writing MIDI simply involves transfers 
to the serial port at MIDI data rates. 
Table 4.3 MIDI Board and ipEngine Connections 
I 7x2 I ipEngine I Description
2 RSRX2 UARTO..RX (MIDI IN) 
RSTX2 UARTQ_TX (MIDI OUT) 
IA34 UARTOJ)SR (Button 1) 
IA35 UARTO_CTS (Button 2) 
GND Ground 
8 IA32 UARTOJ)TR (LED 1) 
IA33 UARTO..RTS (LED 2) 
14 Vee V cc Oflboard 
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4.4.2 DAC board 
The DAO board performs the task of taking samples processed by the ipEngine and 
outputting them to one of 12 analog channels. The entire board was entered into Orcad 
Capture. The board layout was done with Orcad Capture as well. 
There are four layers in the board: two signal layers and two power planes. Signals 
are routed on the outer two layers and power and ground layers are on the inner layers. 
Ground and power planes are separate for the digital and analog sections of the board. 
The digital and analog ground planes are connected beneath each of the three DACs to 
minimize ground differential at the devices. The power plane was separated in to three 
regions to provide 5 V to the digital components as well as the +15 V and-15 V to the 
differential line drivers. Decoupling capacitors are used on all the power pins, as close as 
possible1 to the I Cs to ensure minimum noise. 
Gerber files were produced and sent to Advanced Circuits for fabrication. The board 
was then assembled by hand by the author. 
The heart of the DAC board is a Xilinx FPGA [18]. The use of an FPGA in the design 
allows the speed and capabilities of hardware with versatility of software. This allows 
the DAC board to be very flexible to adapt to the changing needs of the Continuum 
interface as well as those of unforeseen applications. In the case of the Continuum, the 
FPGA provides an identical parallel interface for communication with the ipEngine as 
shown in Table 4.4. Sample data is written to the FPGA, and based on the version of 
the VHDL installed, can be directly written out to the DAC output or placed in a FIFO 
to be read out by demand. 
Communication and control of the DAC board is accomplished by reading and writing 
to a set of registers as shown in Table 4.5. The process for reading a DAC board register 
begins with setting the data direction pins on the ipEngine interface for input. The 
address to be read (see Appendix G for function table) is placed on the address pins and 
the hardware enable is brought low to enable the DAC board output. The corresponding 
register is read from the DAC board's data lines and the hardware enable set back to 
high. 
17 
- -- -- --
Table 4.4 DAO Board and ipEngine Connections 
I DB25 I ipEngine I Description 
1 IA23 H7 (DAC Data) 
2 IA22 H6 (DAC Data) 
3 IA21 H5 (DAC Data) 
4 IA20 H4 (DAC Data) 
5 IA19 H3 (DAC Data) 
6 IA18 H2 (DAC Data) 
7 IA17 Hl (DAC Data) 
8 IA16 HO (DAC Data) 
9 IA29 *RESET
10 IA28 *HEN (Hardware Enable)
11 IA27 R/W* 
12 IA26 HA2 (DAC Address) 
13 IA25 HAl (DAC Address) 
25 IA24 HAO (DAC Address) 
14-24 GND Ground 
Writing is also st raightforward. The data direction pins on the ipEngine interface are 
set for output. Next, the address to be written to is placed on the address lines. The 
data is then latched by toggling the hardware enable pin, low1 then high. 
Table 4.5 DAC Board Registers 







There are six registers in the current DAO board interface. The first is the ID register. 
The ID register is a read-only register that contains a hard coded device ID for version 
control and hardware identification. Next is the command register, which can be_ both 
read and written. Although reading the command register serves no real purpose, it is 
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useful for read-back and diagnostic purposes. Writing to the command register issues a 
command. Commands are listed in Table 4.6. 
Table 4.6 DAC Board Commands 
I Hex I Command I Description 
Ox01 Load FIFO Writes contents of data registers to FIFO. 
Ox02 Start Output Starts DAO consumer process. 
Ox03 Stop Output Stops DAC consumer process. 
Ox04 Clear FIFO Flushes FIFO contents. 
Ox05 Change RSTSEL Toggles DAC reset mode. 
Ox06 Read Buttons Reads pushbutton data into register. 
Ox07 Output LEDs Outputs data register to LEDs. 
OxlO Reset DACs Toggle DAC reset. 
Oxll Read FIFO Reads word from FIFO to data registers. 
Ox12 Write DAC Writes word to DAO register. 
Ox13 Update DACs Updates DAC outputs. 
The commands that need data require that the data already be in the appropriate 
data registers when the command is issued. Those that provide data place data in the 
appropriate date registers after the command is issued to be read by subsequent read 
commands from the ipEngine. 
The first command, Load FIFO, expects data to be in all three data registers in the 
DAO format shown in Table 4.7, Table 4.8, and Table 4.9. Bits 15 through Oare the 16' 
bits of the sample to be output. Bits 17 and 16 select one of the three DAOs, while bits 
23 and 22 select one of the four channels on the selected DAO. Bit 21 writes the data 
to all four channels of a DAO if selected. Finally, bit 20 is set to indicate that the given 
sample is the last sample of a series to be updated for the given period of the update 
clock. Upon issue the data is placed into the FIFO. Read FIFO reads the FIFO data 
into the three data registers. 
The Start Output command sets the run flag high, thus starting the DAG consumer 
process, which reads data from the FIFO and updates the DAC output. The Stop Output 
command clears the run flag high, thus stopping the consumer process. 
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I Bit 7 I Bit 6 
I Data 7 I Data 6
Table 4.7 DAC .Serial Data (7-0) 
I Bit 5 I Bit 4 I Bit 3 I Bit 2 
I Data 5 I Data 4 I Data 3 I Data 2
Table 4.8 DAC Serial Data (15_8) 
I Bit 1 
I Data 1
I Bit 15 I Bit 14 I Bit 13 I Bit 12 I Bit 11 I Bit 10 I Bit 9 
I Data 15 I Data 14 I Data 13 I Data 12 I Data 11 I Data 10 I Data 9
Table 4.9 DAC Serial Data (23_16) 
I Bit 23 I Bit 22 I Bit 21 I Bit 20 
I Addr 1 I Addr O I Q_Load I Last
I Bit 19 
I NC
20 
I Bit 18 
I NC
I Bit 17 
I Addr 3
I Bit O 
I Data O
I Bit 8 
I Data 8
I Bit 16 
I Addr 2 
When issued1 the Clear FIFO command simply toggles the reset pin of the FIFO to 
flush the FIFO contents. 
The Read Buttons command writes the button data into the least significant four 
bits of the Data(7-0) register. Similarly, the Output LED command outputs the least 
significant four bits of the Data(? _Q) register to the LEDs. 
Finally, the Write DAC command simply writes the three data registers directly to 
DAC selected by the contents of data word. Update DAC forces the DACs to update 
their output when issued. 
The status register, shown in Table 4.10 1 contains flags for detecting errors in the state 
machine as well as determining the current state of the FIFO and the DAC consumer 
process. 
Table 4.10 DAC Status Register 
I Bit 7 I Bit 6 I Bit 5 I Bit 4 I Bit 3 I Bit 2 I Bit 1 I Bit O 
I Error I Button I Rstsel I Run I Empty I Full
The error flag indicates that the DAC consumer process that reads data from the 
FIFO has run out of data. If the button flag is set, it indicates that one, or several, 
buttons have been pressed since the last time the buttons were checked. Button presses 
are sticky) meaning that the button status flag and the button presses are latched until 
serviced by the ipEngine. Rstsel indicates the current setting of the DAC reset select bit, 
which determines if the DAC resets to O or to th middle of range. The run bit indicates 
if the consumer process fa running. When the FIFO is empty or full, the empty and full 
flags are set appropriately. 
The data registers are fairly self explanatory from the above descriptions; they are 
both readable and writable. 
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The software is composed of three main functional components: C code running on 
the ipEngine, VHDL in the Altera FPGA on the ipEngine, and VHDL in the Xilinx 
FPGA on the DAC Board. 
5.2 ipEngine Code 
5.2.1 Direct DAC updates 
In order to test the functioning of the DACs without yet implementing the producer 
and consumer routines to provide data, the code in Appendix I was written in conjunction 
wit,h VHDL to use the ipEngine to do direct writes and updates to the DAC registers. 
Figure 5.1 shows the high-level overview of the software fl.ow. The test program simply 
outputs a square wave to the first DAO channel. 
The software starts by initializing the system. This involves toggling the reset bit to 
the DAO and setting up proper data directions for the DAC board interface. 
Next the program writes OxOO.FFFF to the data registers. This implies that DAC 
channel one gets full scale output. The write command is then issued1 latching the data 



















Figure 5.1 Direct DAC Update Software Flow 
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After waiting a set amount of time, the above process repeats, this time with Ox00.0000 
in the data register. After waiting again, the whole cycle repeats. 
5.2.2 FIFO DAC updates 
The next code segment presented in Appendix I updates the DAC through a FIFO 
based producer-consumer process. The FIFO is intended for use in waveform smoothing. 
Two different cores were tried, one from Xilinx and the one currently implemented from 
the Free-IP Project [19], [20]. Figure 5.2 shows the high-level overview o( the software 
flow. 
The code starts by initializing the system as discussed earlier. It then proceeds to 
pre-fill the FIFO with waveform data. The start command is then issued 1 starting the 
consumer process and DAC output. If the consumer runs out of data, the program halts. 
Otherwise, so long as the consumer keeps requesting data, the program checks the status 
register on the DAC board to see if the FIFO is fulL If it is, the program waits for the 
consumer to catch up. Otherwise, if it is not empty, sample data is placed into the data 
registers and a Load FIFO command is issued. The sample data is then incremented and 
the process repeats until the consumer stops running. The resulting output is a ramped 
waveform. 
5.2.3 MIDI output 
In the final system the ipEngine would be responsible for encoding the Continuum 
data into MIDI and transmitting via the serial port. The second serial port was configured 
for testing and the Continuum MIDI encoding established [7]. 
The MIDI encoding used by the Continuum Fingerboard assigns each finger on the 
playing surface its own MIDI channeL It tracks up to 10 fingers, and uses MIDI channels 
1-9 (n=0 .. 8 in the lists below) and channel 12 (n=ll below). The exact pitch of the
finger is encoded as the nearest MIDI note number to the initial position of the finger, 
plus the Pitch Bend value. Note numbers range from 15 to 109 on a full-size Continuum, 







Write Ramp Sample to 
Data Register then Issue 















Figure 5.2 FIFO DAC Update Software Flow 
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The Pitch Bend range is two octaves. The pressure of the finger is encoded (by 
default) using the Channel Volume controller, and the front-to-back position is encoded 
{by default) using the Cutoff Frequency controller. The Continuum Fingerboard can be 
configured to round off pitches to the nearest half step, to use fixed pressure (volume) 
values, or to round the front-to-back position of fingers. It can also be configured to 
encode finger prepsure as Polyphonic Key Pressure, Channel Pressure, or Expression 
Controller. A variety of controllers and value ranges are configurable for the encoding of 
the front-to-back position of each finger. 
When the Continuum Fingerboard is idle (no fingers on the playing surface), it trans­
mits the following data once per second to set the pitch bend range on each MIDI channel 
(n is the MIDI channel, MIDI data are shown in hex): 
Bn 65 00 RPN low for Set Pitch Bend range 
Bn 64 00 RPN high for Set Pitch Bend range 
Bn 06 18 Pitch Bend range is 24 half steps 
Bn 65 7F RPN low null 
Bn 64 7F RPN high null 
The Continuum Fingerboard assigns each note its own MIDI channel. When a finger 
first touches the playing surface) it transmits a Note On: 
9n rr 7F Note On, rr is nearest MIDI note number 
When a finger is lifted from the playing surface it transmits a Note Off: 
Sn rr 00 Note Off, rr is same value as in Note On 
The following three MIDI messages are used to track finger movements. These three 
messages are always transmitted in the same order. They are transmitted continually be­
tween Note On and Note Off, and once immediately before the Note On and immediately 
after the Note Off: 
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Bn nun kk Front-to-back position 
Default controller is Cutoff (mm=4A) 
Default range is kk=OO .. 40 
Bn 07 vv Finger pressure, vv=00 .. 7F 
This is the default pressure encoding; 
see below for other encodings 
En pp pp Pitch Bend, pppp=OOOO .. 3FFF 
Pitch Bend uses a 24 half-step range 
The Continuum Fingerboard)s configuration can be changed using MIDI 1 by sending 
it Note On messages on channel 16. The MIDI pitch in the Note On messages will 
configure the Continuum Fingerboard according to the lists below. It is harmless to send 
other MIDI data to the Continuum Fingerboard ) but only Note On messages on channel 
16 will have any effect. Select the encoding for finger pressure using pitches two octaves 
below middle G: 
PITCH SELECTS THIS PRESSURE ENCODING PRESSURE BYTE CODES 
Ab2 volume controller (default) Bn 07 vv
A2 expression controller Bn 08 vv
Bb2 channel pressure On vv
82 polyphonic key pressure An rr vv
Select front-to-back controller number (mm in the description above) using the octave 








SELECTS FRONT-BACK ENCODING 
































SELECTS THIS OPTION 
round pitches to nearest half step 
exact pitches (default) 
use pp dynamic, round to front or back 
use mf dynamic, round to front or back 
use ff dynamic, round to front or back 
exact dynamic and front-back (default) 
front-back range kk=OO .. 40 (default) 
front-back range kk=40 .. 7F 
front-back range kk=OO .. 7F 
front-back range kk=7F .. OO (reverse) 
Select the polyphony (number of simultaneous notes) using the octave above the 
middle C octave: 
PITCH SELECTS THIS POLYPHONY 
C5 one note at a time (use n=O only) 
C#5 maximum 2 simultaneous notes (n=O .. 1) 
05 maximum 3 simultaneous notes (n=O .. 2) 
Eb5 maximum 4 simultaneous notes (n=O .. 3) 
E5 maximum 5 simultaneous notes (n=O .. 4) 
F5 maximum 6 simultaneous n9tes (n=O .. 5) 
F#5 maximum 7 simultaneous notes (n=O .. 6) 
G5 maximum 8 simultaneous -notes (n=O .. 7) 
Ab5 maximum 9 simultaneous notes (n=O .. 8) 
A5 maximum 10 notes (default; n=O .. 8 and n=11) 
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5.3 ipEngine VHDL 
The VHDL code running on the Altera FPGA is sample code provided by Brightstar 
Engineering to implement "virtual I/0." Table 5.1 shows the resulting memory map for 
the GPIO used in this thesis. 
Table 5.1 Alter FPGA Memory Map 
j Address Range (Hex) j Description 
OxFC00.0000 GPIO Data Reg IA15_00 
OxFC00.0002 GPIO Data Reg IA3Ll6 
OxFC00.0004 GPIO Data Reg IA43-32 
OxFC00.0006 GPIO Data Reg IB15_00 
OxFC00.0008 GPIO Data Reg IB3Ll6 
OxFCOO,OOOA GPIO Data Reg IB43_32 
OxFCOO.OOOC GPIO Data Dir Reg IAJ5_00 
OxFCOO.OOOE GPIO Data Dir Reg IA3L16 
OxFC00.0010 GPIO Data Dir Reg IA43_32 
OxFC00.0012 GPIO Data Dir Reg !Bl5_00 
OxFC00.0014 GPIO Data Dir Reg IB3L16 
OxFC00.0016 GPIO Data Dir Reg IB43_32 
5.4 DAC Board VHDL 
5.4.1 Direct DAC updates 
The VHDL listed in Appendix J implements a state machine on the DAC board's 
FPGA for implementing the parallel interface, command parsing, and direct DAC up­
dates. Figure 5.3 shows the high-level overview of the software flow. 
The state machine starts the process by cle-aring all registers and setting flag and 
synch bits to their default values. If there is no activity on the parallel port (hardware 
enable is high) then the status bits are checked to-see if a button was pressed. If yes, the 
button register is ORed with the button value and the button flag is set in the status 
register. If no, the state returns to idle. If there is port activity (hardware en'able is low), 
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Figure 5.3 Direct DAC Update State Machine 
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then the machine proceeds to the decode port address state. Here the address is decoded 
and commands parsed as shown in Figure 5.4 and discussed in Chapter 4. 
If the parsed command is for a DAO load, the state machine in Figure 5.5 is executed. 
The DAO loading machine starts by enabling the chip select of the DAO as selected by 
the address bits of the DAO data. The data is then shifted out, serially, to all the DACs 
since only the selected one will accept the data. After the data is entirely shifted out, 
the address pins are again used to disable the proper chip select. 
After the state machine has returned from address decoding or command parsing, the 
state machine waits until the port's hardware enable returns high before going back to 
the idle state. 
5.4.2 FIFO DAC updates 
Again, the VHDL listed in Appendix J implements a state machine on the DAO 
board's FPGA for implementing the parallel interface, command parsing. However, this 
version updates the DACS through a FIFO based producer-consumer process. Figure 5.6 
shows the high- level overview of the software flow. 
The flow of the software is much the same as before, only this time the command 
decoding has some new command as shown in Figure 5. 7 and discussed in Chapter 4)
and the machine checks to see if the consumer process in Figure 5.8 has been started and 
is requesting data before checking the buttons. 
The consumer signals a request for data by toggling its synch bit. When this is 
detected by the producer process it sets its own synch bit to match. The producer will 
then only provide data from the FIFO to the consumer process when the synch bits are 
no longer equal. If the FIFO is empty, the error flag is set and the run flag is cleared, 
thus stopping the consumer. Otherwise, if there is data in the FIFO, the FIFO data is 
shifted out to the DAC by the DAC loading state machine. This process repeats until 
data from the FIFO has the last update bit set, or until the FIFO empties itself. After 
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Figure 5.4 Command Decode State Machine for Direct Update 
32 
DAC 0: Output MSB 
of DAC Register and 
Enable DAC O Chip 
Select 
DAC 0: Toggle 






DAC 1: Output MSB 
of DAC Register and 
Enable DAC I Chip 
Select 
Output Bit 22 
Output BitO 
Disable Chip 





DAC I: Toggle 
DAC 1 Load Bit 
DAC 2: Output MSB 
of DAC Register and 
Enable DAC 2 Chip 
Select 
DAC 2: Toggle 
DAC 2 Load Bit 





and Set Error 
e,,
Set Synch Bits 
Write FIFO Dalo 























Change Reset Reset DACs: 
Select: Toggle Toggle DAC 
DAC ResetMode Resets 
Read Buttons: Write 
Button Register to Data Write LEDs: 
Register then Clear Write Data 
Button Register and Register to LEDs 
Status Flag 
Start Output: Start Stop Output: Stop 
Consumer Process Consumer Process 
By Setting Run Bit By Clearing Run Bit 
Load FIFO: Write Read FIFO: 
Data Registers to Write FIFO Data 
FIFO to Data Registers 
Clear FIFO: 
Reset FIFO to -
Empty It 
v 








---.J Toggle Synch 
Bit 
No 
Figure 5.8 DAC Consumer State Machine for FIFO Update 
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Finally, the consumer process is very simple. If the run bit is set, then the machine 
waits until the DAC update clock goes high. On the rising edge of the clock, it toggles the 
DAC's update pins to update all the DACs. Next, it toggles its synch bit to request more 





A system for providing MIDI and reconfigurable analog output to a new musical 
instrument 1 the Continuum Fingerboard, has been presented. The proposed hardware 
fulfills the initial requirements of internalization of the surface scanning functions as well 
as MIDI and analog output. 
All hardware for the final DAC board was successfully designed, built, and tested. 
Initial testing shows that both the MIDI board and DAC board function as designed. 
Use of reconfigurable hardware for the DAO board makes future revisions to the design 
a simple proces$ of updating the VHDL of the DAO board FPGA. Future improvements 
might include asynchronous FIFOs, extended command sets including user I/0, higher 
resolution, and higher output rates. 
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APPENDIX A 
MIDI BOARD SCHEMATIC 
Figure A.1 shows the MIDI board schematic. 
Figure A.2 shows the MIDI layout (all layers). 
Figure A.3 shows the MIDI layout (top layer). 
Figure A.4 shows the MIDI layout (bottom layer). 
Figure A.5 shows the MIDI layout (top silk screen layer). 
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MIDI BOARD BOM 
Table B.1 provides the bill of materials for the schematic shown m Appendix A, 
Figure A.1. 
Table B.l: MIDI Board Bill of Materials 
RefDes Manufacturer ID: Description QTY Unit 
Distributor ID: (Package) Price 
U7 NEC:PS9711 Hi Speed Optocoupler 1 $2.35 
Digikey: PS9711-ND (SOP) 
U2,U6 Fairchild: 74ACTQ245SC IC Fast 'Trans Octal Bidir z $1.73 
Digikey: 74ACTQ245SC-ND (SOIC) 
JPZ Molex(GC/Walcom): 26-6()..4050 Conn Hons 5 Pos .156" w/Polar 1 $0.52 
Digikey: WM4623-ND 
Molex(GC/Walcom); 09-50-8053 Conn Hous 5 Pas .156" w /Polar 1 $0.42 
Digikey: WM2114-ND 
Molex(GC/Walcom): 08-52-0113 Term Crimp .156" Tin Trifurcon 5 $0.09 
Digikey: WM2313-N 
U3 Texas Instruments: SN74LS05D IC Hex Inverter w/oc 1 $0.60 
Digikey: 296-1630-5-ND (14-SOP) 
Ul, U4, CUI Stack: SDF-50J Conn DIN 5Pos Female Shielded 3 $0.78 
U5 Digikey: CP-7050-ND 
SW!, CK Components: EPllSDlABE Tiny Pushbutton SPST Rt/Angle 2 $4.92 
SW2 Digikey: CKN4007-ND 
CK Components: 465802000 Swit Cap Blk for .100 PB 2 $0.45 
Digikey: CKN1113-ND 
Dl Chicago Miniature Lamp: 5302H5-5V PC Board Mnt LED Green 1 $0.57 
Digikey: L20025-ND 
D2 Chicago Miniature Lamp: 5302Hl-5V PC Board Mnt LED Red 1 $0.57 
Digikey, L20021-ND 
Rl- 220 Ohm Resistor 10 $0.00 
R9,Rl2 (1206 SMD) 
RlO,Rll lk Ohm Resistor 2 $0.00 
(1206 SMD) 
C2-C6 0.1 Microfarad Capacitor ' $0.00 
(1206 SMD) 
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Table B.l: (Continued) 
RefDes Manufacturer ID: Description QTY Unit 
Distributor ID: (Package) Price 
Cl l Microfarad Capacitor 1 $0.00 
(1206 SMD) 
JPI 7x2 .100 Header 1 $0.00 
D3 Small Signal Diode 1 $0.00 
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APPENDIX C 
DAC BOARD VERSION 1.0 SCHEMATIC 
Figure C.1 shows the DAC board version 1.0 schematic. 
Figure C.2 shows the DAC board version 1.0 layout (all layers). 
Figure C.3 shows the DAC board version 1.0 layout (top silk screen layer). 
Figure C.4 shows the DAC board version 1.0 layout (drill layer). 
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DAC BOARD VERSION 1.0 BOM 
Table D.1 provides the bill of materials for the schematic shown in Appendix C, 
Figure C.l. 
Table D.l: DAC Board Version 1.0 Bill of Materials 




Ul,U8 Fairchild: 74ACTQ245SC 
Digikey: 74ACTQ245SC-ND 






UI8,U26 Texas Instruments: SN74LS05D 
Digikey: 296-1630-5-ND 
CUI Stack; SDF-50J 
Digikey: CP-7050-ND 
Dl,D2 Diodes Inc.: SMCJ15A-13 
Digikey: SMCJ15ADICT-ND 
03 Diodes Inc.: SMCJS.OCA-13 
Digikey: SMCJ5.00ADICT-ND 
U3! National: LM340S 5.0 
Digikey: LM340S-5.0-ND 
Pl AMP: 750601-4 
Digikey: A1594-ND 
R26 BC Components: ST5TP20 
Digikey: ST5P203CT-ND 
' Burr Brown: DRV135UA 
Digikey: DRV135UA-ND 
U2,U3,U15 Burr Brown: DAC7734EC 
Digikey: DAC7734EC-
JlO AMP: 555163-1 
Digikey: A9010-ND 
JI- Switchcraft: SN49B-14B 





Hi Speed Optocoupler 
(SOP) 
IC Fast Trans Octal Bldir 
(SOIC) 
Conn Hous 5 Pos .156" w/Polar 
Conn Hous 5 Pos .156" w/Polar 
Term Crimp .156" Tin Trifurcon 
IC Hex Inverter w/oc 
(14-SOP) 
Conn DIN 5Pos Female Shielded 
TVS 1500\V 15.0V Uni-Dir 
(SMC) 
TVS 1500W 5.0V Bi-Dir 
(SMC) 
IC +5.0V 1.5A VREG 
(T0-263) 
Stacked D-Sub Conn 25Pin Plug 
POT 20k 6mrn Cerm Sq S/T 
(SMD) 
IC Audio Dilf Line Driver 
(8-SOIC) 
IC Quad Ser 16B Vout D/A 
{48-SSOP) 
Mod Jack 6-6 Low Profile w /Sto 




















Table D.l: (Continued) 
Reffies Manufacturer ID: Description 
Distributor ID: {Package) 
U28 Burr Brown: REF102AU Pree. lOV Reference 
Digikey: REF102AU-ND (8-SOIC) 
Ull Microchip: PIC16F877-20/L Micro Ctrl Fla.sh SK 
Digikey: PIC16F877-20/L-ND (44-PLCC) 
U22,U23 Texas Instruments: SN74F374DBR Oct D Flip Flop 
Digikey: 296-3587-1-ND (20-SSOP) 
Ul7 Cirrus Logic: CL-CD1865-10QC-B 8 Channel UART 
, 220 Ohm Resistor 
(1206 SMD) 
R35-R42 230 Ohm Resistor 
(1206 SMD) 
R47-R55 lk Ohm Resistor 
(1206 SMD) 
Rl- 22 Ohm Resistor 
R8,R13- (1206 SMD) 
R20 
R25,R63 IM Ohm Resistor 
{1206 SMD) 
R43-R45 l.5k Ohm Resistor
(1206 SMD).. Filter Resistor 
(1206 SMD) 
Cl- Filter Capacitor 
08,Cll- (1206 SMD) 
014 
" 0.1 Microfarad Capacitor 
(1206 SMD) 
1 Microfarad Capacitor 
(1206 SMD) 
0.01 Microfarad Capacitor 
(1206 SMD) 
C47 0.22 Microfarad Capacitor 
(1206 SMD) 
09,010 15 Picofarad Capacitor 
(1206 SMD) 
JP! 8x2 .100 Header 





























Table D.l: (Continued) 
ReIDes Manufacturer ID: Description QTY Unit 
Distributor ID: (Package) Price 
5x2 .100 Header 3 $0.00 
.. lx2 .100 Header 6 $0.00 
04 Smal! Signal Diode 1 $0,00 
Yl lOMhz Crystal 1 $0.00 
9JP10,JP12,JP14
10 JP 4,JP 5,JP6 ,JP8,JP9 ,JP 13 
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APPENDIX E 
DAC BOARD VERSION 2.0 SCHEMATIC 
Figure E.1 shows the DAC board version 2.0 schematic. 
Figure E.2 shows the DAC board version 2.0 layout {all layers). 
Figure E.3 shows the DAO board version 2.0 layout (top layer). 
Figure E.4 shows the DAO board version 2.0 layout (bottom layer). 
Figure E.5 shows the DAO board version 2.0 layout (ground layer). 
Figure E.6 shows the DAO board version 2.0 layout (power layer). 
Figure E.7 shows the DAO board version 2.0 layout (silk screen top layer). 
Figure E.8 shows the DAC board version 2.0 layout (silk screen bottom layer). 
Figure E.9 shows the DAC board version 2.0 layout (drill layer). 
56 
"""" 
' . . .
W. ' ' 
/fl.:! ·o"·: ::·.
' __ ,_ ..... 
mwm 
,,: j: 1,1!
J!l i , 
i '!I Ii' r; 
J.·
57 




























. ..... . ....... 
• • 
• •• G �
::::::: 








• • • •• • • • 
• • • •• • • • 
• • • •• • • 
• • • •• • • •
• • • •• • • 
• •• •• • • •
• • • •• • • 








• • • ; f 1;) "• • • 






















. . r II :.·: ::1 I 
• ••• • •




·.�1�-�-! . . . rr . . t • . ,r.p,._.
. - . ·-�-� 
�·' l'Joi--o 





••.. ••.. ·=.. :· .. ••.. ..•• 





'" . :,!, • 
;,>;• •' .. 
•
0 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • 
• • • •• 
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••
0 • • 
• • • ••











"' 0,'· .. " 
o,:, ,, '• 




0 M ,:,,) . ... 
o,:, ,, 
'•, 







0 ,, ,, 





• ,,• • 
• ,:i. •• •• 
/";, . ". '-. 
;:, c,o;, ·, .. . 
� 
·,
. , •, ,, . ,, '" 





































• • • •• • • • 
• • • •• • • • 
• • • •• • • • 
• • • •• • • • 
• • • •• • • • 
• • • •• • • •
• •• ••• • • 
• • • •• • • • 
• • • ••• • • 
• • • ••• • • 
• • • ••• • • 







































. . ..•• ..
. ...... ....... 





O-•••••••• , ........... .. • . . . -: '· .. , 0 ,, c ' ., . ·1. t , c • .' ' ,,0 • 0 . . . l ' .. . . . • � 0 
0 . •• .. . / 0 
\ /" 0 •••/ ,:, . 
0 


































, • • 
u· 
• • 
... I ... I:� 00000�000000 '" .;",,,,,. ;,mnh . i =ElO,EI: I111111111111111ru LJ o·.. LJ I 
c:::::J c:::::J'° "C=, co ,. . • ... .. ... .. ... .. ..  ..... .  ... .. ... .. ... .... ...•. ..... • ..... 
.. , ·· ... 




·=r., 'u D .. " [l .. .----, 
�:l' LI c::i L______J '" . , .. . ... .. o·· ·. -.D ·.. --· ... DD D ....... .D,, n·o·LUU 
·i:::::::i o 
Figure E. 7 DAC Board Version 2.0 Layout (Silk Screen Top Layer) 
.• [::::JJ .. o�· 




























































































.. .. •• • ••
....... 
..... ++ 






. .. ...... 
,-++ +++++ � 
' 
,:.. .. .. .. ::..·::· • • 
• 
• .•• • 
• • •• 
• 
•• 
• . .. '•.. .• 













DAC BOARD VERSION 2.0 BOM 
Table F.l provides the bill of materials for the schematic shown in Appendix E, 
Figure- E.l. 
Table F.l: DAG Board Version 2.0 Bill of Materials 
RetDes Manufacturer ID: Description 
Distributor ID: (Package) 
U4,U9 Fairchild: 74ACTQ245SC IC Fast Trans Octa! Bidir 
Digikey: 74ACTQ245SC-ND (SOIC) 
JP6 Molcx(GC/Walcom): 26-60-4050 Conn Hons 5 Pos .156" w/Polar 
Digikey: WM4623-ND 
Molex(GC/Walcom): 09-50-8053 Conn Rous 5 Pos .156" w/Po!ar 
Digikey: WM2114-ND 
Molex(GC/Wa!com): 08-52-0113 Term Crimp .156" Tin Trifurcon 
Digikey: WM2313-N 
05,06 Diodes Inc.; SMCJ15A-13 TVS JSOOW 15.0V Uni-Dir 
Digikey: SMCJ15ADICT-ND (SMC) 
07 Diodes Inc.: SMCJS.OCA-13 TVS 1500W 5.0V Bi-Dir 
Digikey: SMCJS.OCADICT�ND (SMC) 
U23 National: LM340S-5.0 JC +5.0V l.5A VREG 
Digikey: LM340S-5.0-ND (T0-263) 
Pl AMP: 747842-4 25 MSFL Plug RA 318 
Digikey: A23285-ND 
R45 BC Components: ST5TP20 POT 20k 6mm Cerm Sq S/T 
Digikey: ST5P203CT-ND (SMD) 
Burr Brown: DRVI35UA IC Audio Diff Line Driver 
Digikey: DRV135UA-ND (8-SOIC) ' Burr Brown: DAC7734EC IC Quad Ser 168 Vout D/A 
Digikey: DAC7734EC- (48-SSOP) 
Jl-J12 Switchcraft: SN49B-14B Phone Jack Rt Angle . 
Switching Devices: SN49-14B 
U22 Burr Brown: REF102AU Pree. lOV Reference 
Digikey: REF102AU-ND (8-SOIC) " 220 Ohm Resistor 
(1206 SMD) • 4.7k Ohm Resistor 
(1206 SMD) 






















----------·--------·----·- --------- ----- --
Table F.l: (Continued) 
RefDes Manufacturer ID: Description 
Distributor ID: (Package) 
" 22 Ohm Resistor 
(1206 SMD) 
R46 lM Ohm Resistor 
(1206 SMD) 
" Filter Resistor 
(1206 SMD} 
' Flltcr Capacitor 
(1206 SMD) 
0.1 Microfarad Capacitor 
(1206 SMD) 
1 Microfarad Capacitor 
-(1206 SMD) .. 0.01 Microfarad vapacitor 
(1206 SMD) 
056 0.22 Microfarad Capacitor 
(1206 SMD) .. Panasonic: EXC-ML20A390U Bead Core 4A lOOMhz 
Dlgikey: Pl0191CT-ND (1206 SMD) 
JP1,JP5 7x2 .100 Header 
.. IOx2 .100 Header 
JP4 5x2 .100 Header 
U17 Atmel: AT17C256-10PI Serial FPGA PROM 256k 
Digikey: AT17C256-10PI-ND (8-DIP) 
U5,U7 Crystal Oscilators 
SWl, CK Components: EPllSDIABE Tiny Pushbutton SPST Rt/Angle 
SW2, Digikey; CKN4007-ND 
SW3, 
SW4 
CK Components: 465802000 Swit Cap Blk for .100 PB 
Diglkey: CKN1113-ND 
Dl,D3 Chicago Miniature Lamp: 5302H5-5V PC Board Mnt LED Green 
Digikey: L20025-ND 
D2,D4 Chicago Miniature Lamp: 5302Hl-5V PC Board Mnt LED Red 
Digikey: L20021-ND 

































Figure G.l shows the Continuum control and conversion schematics [21]. 
Figure G.2 shows the Continuum front sensors low schematics [21]. 
Figure G.3 shows the Continuum front sensors high schematics [21]. 
Figure G.4 shows the Continuum back sensors low schematics [21]. 
Figure G.5 shows the Continuum back sensors high schematics [21]. 
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The following code listing is C language code for the IpEngine from Brightstar Engi­
neering. The code was compiled using CodeVVarrior for Embedded Power PC. 
H.1 ma1n.c
The code below, main.c, is the main program loop for initial testing of low-level USB




* main. c • 






#include 11 UART.h" 
#include "serial_config.h" 
#include "usb.h" 
void print_mem(EPPC *immr, RXTXBD **rxtxbd, USEP **endpoint_params); 
void main() 
{ 
f* USB Variable Setup *f 




f* MPCBxx internal register map *I 
EPPC *immr = ( EPPC * )( GetIMMR() & OxffffOOOO ); 
f* Buffer descriptors *I 
RXTXBD *rxtxbd[NUM_ENDPOINTS]; 
f* Endpoint Parameters */ 
USEP *endpoint_params[NUM_ENDPOINTS]; 
I* Device descriptor */ 
DD *dd =(DD*) calloc(sizeof(DD),sizeof(char)); 
I* Configuration descriptor(s) */ 
CD *cd[NUM_CONFIG_DESC]; 
f* Interface descriptors(s) *I 
ID *id[NUM_INTERFACE_DESC]; 
f* Endpoint descriptors(s) */ 
ED *ed[NUM_END_DESC]; 
f* Request Structure *I 
DEV_REQUEST *dev_request; 
I* Serial Setup *I 
InitializeUART(TEST_BAUD_RATE); 
for (c = 32; c < 127; c++) { 
err = WriteUART1(c); 
} 
if (err l= kUARTNoError) 
break; 
WriteUARTString( "\r\n" ) ; 
I* Initialize USB *I 
USB_Initialize(immr, rxtxbd, endpoint_params); 
USB_Desc_Init(dd, cd, id, ed); 
f* Watch for Events *I 
printf("Wait for Events\r\n"); 
while(i){ 
if (inunr->usb_regs.usber & USBER_RES){ 
printf("\r\nUSBER: Reset Detected"); 
imrnr->usb_regs.usber = USBER_RES; // Clear RESET Bit 
print_mem(immr, rxtxbd, endpoint_params); 
USB_Reset (immr, rxtxbd, endpoint_params); 
} 
else if (immr->usb_regs.usber & USBER_RXB){ 
printf("\r\nUSBER: Buffer Recieved"); 
immr->usb_regs.usber = USBER_RXB; // Clear RXB Bit 
print_mem(immr, rxtxbd, endpoint_pararns); 
USB_Receive(immr, dd, cd, id, ed, rxtxbd, dev_request); 
} 
else if (immr->usb_regs.usber & USBER_TXB){ 
printf("\r\nUSBER: Buffer Transmitted"); 




print_mem(immr, rxtxbd, endpoint_params); 
} 
else if (immr->usb_regs.usber & USBER_SOF){ 
printf("\r\nUSBER: SOF Recieved"); 
} 
immr-:>usb_regs. usber = USBER_SOF; I/ Clear SOF Bit 




* Function name 
* Description
GetIMMR() 
Uses mfspr (Move From Special Register) instruction to get 
the base address for the internal memory map stored in *












* Function name : print_mem() 
* Description : Prints memory and register contents for diagnostic. 
*----------------------------------------------------------------------------*( 
void print_mem(EPPC *immr, RXTXBD **rxtxbd, USEP **endpoint_params){ 
int i=O; 
I* printf ("\r\nMEMORY POINTERS: \r\n"); 
printf("immr: %08x rxtxbd: Y.DBx endpoint_params: %0Bx\r\n", 
immr, rxtxbd[O], endpoint_params[O]); 
printf ("\r\nPORTS: \r\n"); 
printf("A: padir: %04x papar: 'l,04x paodr: %04x padat: %04x\r\n", 
immr->pio.padir, immr->pio.papar, immr->pio.paodr, immr->pio.padat);
printf ("B: pbdir: %08x pbpar: %0Bx pbodr: %08x pbdat: %08x\r\n", 
irnmr->pb.pbdir, immr->pb.pbpar, immr->pb.pbodr, immr->pb.pbdat);
printf("C: pcdir: %04x pcpar: %04x peso: %04x pcdat: %04x pcint: %04x\r\n", 
immr->pio.pcdir, immr->pio.pcpar, immr->pio.pcso, immr->pio.pcdat,
immr->pio.pcint); 
77 
printf( 11 D: pddir: %04x pdpar: %04x pddat: %04x\r\n", 
immr->pio. pddir, immr->pio .pdpar, immr->pio .pddat); *I 
printf("\r\nUSB REGS:\r\n"); 
printf ("usmod: %02x usadr: %02x uscom: %02x ", 
immr->usb_regs.usmod,immr->usb_regs.usadr,inunr->usb_regs.uscom); 
printf("usepO: %04x usepi: %04x usep2: 'l,04x usep3: %04x\r\n", 
immr->usb_regs.usep[O] ,immr->usb_regs.usep[i], 
immr->usb_regs.usep[2],immr->usb_regs.usep[3]); 
printf ("usber: 'l,04x usbmr: %04x usbs: i,02x\r\n", 
immr->usb_regs.usber,immr->usb_regs.usbmr,immr->usb_regs.usbs); 
I* printf("\r\nBRGC:\r\n"); 
printf("brgci: %08x brgc2: 'l,OBx brgc3: %08x brgc4: 'l,08x\r\n", 
immr->brgc1,immr->brgc2,immr->brgc3,immr->brgc4); 
printf ("\r\nCommunication Processor: \r\n"); 
printf("cpcr: 'l,04x rccr: %04x rmds: 'l,04x rter: 'l,04x rtmr: %04x\r\n", 
immr->cp.cpcr,immr->cp.rccr,immr->cp.rmds,immr->cp.rter,immr->cp.rtmr); 
printf ("\r\nSerial Interface: \r\n"); 
printf("simode: %08x sigmr: '/,02x sistr: %02x\r\n", 
immr->si.simode,immr->si.sigmr,immr->si.sistr); 
printf("sicmr: 'l,02x sicr: 'l,08x sirp: %08x\r\n", 
immr->si.sicmr,immr->si.sicr,immr->si.sirp);*/ 
printf ( "DPRAM: \r\n''); 
printf ("Buffer Descriptors: \r\n"); 
for(i=O; i<=O; i++){ 
printf( 











prihtf ("USB Params: \r\n"); 
printf( 
"%08x: 'l,04x%04x %04x'l,04x 'l,08x 'l,08x\r\n'l,08x: 'l,04x'l,04x 'l,08x\r\n", 
&immr->pram.usb.ep_ptr[O], immr->pram.usb.ep_ptr[O], 





printf ("Endpoint Params: \r\n"); 
for(i=O; i<=16; i+=16){ 
printf( 












printf("RX Data Buffer:\r\n"); 
for(i=O; i<=16; i+=16){ 
printf( 

















rxtxbd[O]->rxbd.data_buffer _pointer[i +14], 
rxtxbd[O]->rxbd.data_buffer_pointer [i +15]); 
printf("TX Data Buffer:\r\n"); 
for(i�O; i<=16; i+=16){ 
printf( 
"%08x: %02x%02x%02x%02x %02x'/.02x%02x%02x %02x%02x%02xY,02x %02xY,02x%02x%02x\r\n", 
&rxtxbd[O]->txbd.data_buffer_pointer[i], 




















The code below, usb.c, contains low-level routines for intitializing, configuring, reading 



















Does the initial setup of the USE controller including 
* CLK source selection, baud.rate generator setup, 
* port setup, parameter/data menunory allocation, and 
* USB register initialization. 
*----------------------------------------------------------------------------*! 
void USB_Initialize(EPPC *immr, RXTXED **rxtxbd, USEP **endpoint_params){ 
int a; 
I* USE Setup *I 
I* Configure SICR (p16-134) for R!CS=OO!=USB clock is BRG2 *I 
immr->si.sicr I= Ox0008; 
80 
I* Configure BRGC2 for division factor 1 (48MHz rom 48MHz CPUCLK) */ 
immr->brgc2 = Ox000"10000; 
I* Allocate space for rx and tx buffer descriptors *I 
rxtxbd[O] = (RXTXBD *) immr->udata.bd_ucodeO; 
I* Allocate space for rx and tx data buffers *I 
rxtxbd[O]->rxbd.data_buffer_pointer = 
(unsigned char *) calloc(RX_BUF _SIZE, sizeof (long))_; 
rxtxbd[O]->txbd.data_buffer_pointer =
(unsigned char *) calloc(TX_BUF_SIZE,sizeof(long)); 
I* Allocate space for endpoint parameter blocks *I 
endpoint_params(O] = (USEP *) immr->udata.bd_ucodel; 
I* Initilize RX and TX Buffer Descriptors *I 
rxtxbd[O]->rxbd.control_status = RXBD_E I RXBD_W; 
rxtxbd[O]->rxbd.data_length = O; 
rxtxbd[O]->txbd.control_status =
TXBD_R I TXBD_W ! TXBD_I I TXBD_L I TXBD_TC I TXBD_PID_DATAO; 
rxtxbd[O]->txbd.data_length = O; 
I* Initilize Endpoint parameter blocks p16-352*/ 
endpoint_params[O]->rbase =
endpoint_params[O]->rbptr = (unsigned short) & rxtxbd[O]->rxbd; 
endpoint_params[O]->tbase =
endpoint_params[O]->tbptr = (unsigned short) & rxtxbd[O]->txbd; 
endpoint_params[O]->rfcr = endpoint_params(O]->tfcr = Ox18; 
endpoint_params[O]->mrblr = MAX_RX_TX_BYTES; 
endpoint_params[O]->tstate = O; 
I* Initilize Endpoint Parameter Base Addresses *I 
immr->pram.usb.ep_ptr[O] = (unsigned short) endpoint_params[O]; 
I* Clear Frame number entry *I 
immr->pram.usb.frame_n = O; 
I* Initialize USB Endpoint registers p16-365*/ 
I* immr->usb_regs.usep[O] = Ox0200; BULK Mode*/ 
immr->usb_regs.usep[O] = OxOOOO; //Control Mode 
I* Configure USMODE for normal USB function operation p16-357 *I 
immr->usb_regs.usmod = OxOO; 
I* Initialize USB address *I 
immr->usb_regs.usadr = OxOO; 
I• 
* Configure Port A Registers for USB Operation






immr->pio .padir &= 
Ox0003; 
-<oxoOo3); 
* Configure Port C Registers for USB Operation
* Select USBTXP,USBTXN Pin Functions, and
* Select USBRXP, USBRXN Pin Functions
* USBSPD (Brightstar) = 1 for 12MBit/s
* PDN (Brightstar) = 0 for NO POWERDOWN/SUSPEND
•I
inunr->pio.pcdir I= Ox0708; 
immr->pio.pcpar 1= Ox0300; 
immr->pio.pcso I= Ox0030; 
inunr->pio.pcdat = OxOOOB; 
I* CPM !nit *I 
imrnr->cp.cpcr = Ox0001; // init RX/TX params 
while(immr->cp.cpcr & Ox0001){} // Wait for FLG bit to clear 
I* Clear USCOM *I 
immr->usb_regs.uscom = OxOO; 
I* Enable USB Operation * I
immr->usb_regs.usmod I= 1; 
I* Clear Event register *I 







Allocates memory for and initializes USB descriptor 
tables. '
*----------------------------------------------------------------------------*/ 
void USB_Desc_Init(DD *dd, CD **cd, ID **id, ED **ed){ 
int i; 
I* Allocate space for Descriptors *I 
for(i=O; i<NUM_CONFIG_DESC; i++){ 
cd[i] =(CD*) calloc(sizeof(CD),sizeof(char)); 
} 
for{i=O; i<NUM_INTERFACE_DESC; i++){ 
id[i] =(ID*) calloc{sizeof{ID),sizeof(char)); 
} 
for(i=O; i<NUM_END_DESC; i++){ 




I* Initialize Device Descriptor *I
dd->bLength = sizeof(DD); 
dd->bDescriptorType = DESC_TYPE_DEVICE; 
dd->bcdUSB = Ox0110; II USB REV 1.1 in BCD 
dd->bDeviceClass = OxOO; 
dd->bDeviceSubClass = OxOO; 
dd->bDeviceProtocol = OxOO; 
dd->bMaxPacketSizeO = Ox40,; 
dd->idVendor = bx4242; 
dd->idProduct = Ox1234; 
II USB Vendor ID (GET ONE!) 
dd->bcdDevice = Ox1122; 
dd->iManufacturer = OxOO; 
dd->iProduct = OxOO; 
dd->iSerialNumber = OxOO; 
dd->bNumConfigurations = Ox01; 
II Index to string descriptor 
II Index to string descriptor 
II Index to string descriptor 
I* Initialize Configuration Descriptor(s) *I 
cd [O]->bLength = sizeof (CD); 
cd[O]->bDescriptorType = DESC_TYPE_CONFIG; 
cd[O]->wTotalLength = Ox09 + Qx09 + Ox07; IICD+ID+ED sizes 
cd[O]->bNuminterfaces = Ox01; 
cd [O]->bConfigurationValue = Ox01; 
cd[O]->iConfiguration = OxOO; II Index to string descriptor 
cd[O]->bmAttributes 
= CONF_ATTR_RES I CONF_ATTR_SELFPOWER CONF_ATTR_REMOTE; 
cd[O]->MaxPower = OxOO; 
I* Initialize Interface Descriptor(s) *I 
id[O]->bLength = sizeof(ID); 
id[O]->bDescriptorType = DESC_TYPE_INTER; 
id[O]->blnterfaceNumber = OxOO; 
id[O]->bAlternateSetting = OxOO; II No alternate setting 
id[O]->bNu.mEndpoints = Ox01; 
id[O]->binterfaceClass = CONF_CLASS_VENDOR; 
id[O]->blnterfaceSubClass = OxOO; 
id[O]->blnterfaceProtocol = OxOO; 
id[O]->iinterface = OxOO; 
I* Initialize Endpoint Descriptor(s) *I
ed[O]->bLength = sizeof(ED); 
ed[O]->bDescriptorType = DESC_TYPE_END; 
ed[O]->bEndpointAddress = END_ADDR_EP! J 
ed[O]->bmAttributes = END_ATTR_BULK; 
ed[O]->wMaxPacketSize = Ox40; 
ed[O]->binterval = Ox64; 
END_ADDR_IN; 
I I 64 bytes 




* Function name : USB_Recieve() 
83 
·------------------- -- - - --
* Description : Decodes incoming packets into IN, OUT, CONTROL groups
* and processes them accordingly.
*----------------------------------------------------------------------------*I
void USB_Receive(EPPC *immr, DD *dd, CD **cd, ID **id,
ED **ed, RXTXBD **rxtxbd, DEV_REQUEST *dev_request){ 
} 
I* Detect Packet type *I 
if (rxtxbd [O]->rxbd. control_status & RXBD_PID_SETUP){ 
printf(" SETUP Packet\r\n"); 
USB_Request_Decode(immr, dd, cd, id, ed, rxtxbd, dev_request); 
} 
else if(rxtxbd[O]->rxbd.control_status & RXBD_PID_DATAO){
printf(" OUT (DATA 0) Packet\r\n"); 
} 
else if(rxtxbd[O]->rxbd.control_status & RXBD_PID_DATA1){





* Function name USB_Request_Decode() 
* Description Decodes setup requests 
* and processes them accordingly. 
*----------------------------------------------------------------------------*I 
void USB_Request_Decode(EPPC *immr, DD *dd, CD **cd, ID **id, 
ED **ed, RXTXBD **rxtxbd, DEV_REQUEST *dev_request){ 
I* Map RX buffer onto Request structure *I 
dev_request = (DEV_REQUEST *) rxtxbd[O]->rxbd.data_buffer_pointer; 




switch (dev_request->wValue & Oxff) II Might have to swap bytes 
case DESC_TYPE_DEVICE: 
printf(" Get Device Descriptor\r\n"); 
I* Reset RX Buffer Descriptor *I 
rxtxbd[O]->rxbd.control_status = RXBD_E I RXBD_W; 
USB_Send(immr, rxtxbd, (unsigned char *) dd, 









printf(" Get Config Descriptor\r\n"); 
I* Reset RX Buffer Descriptor *I 
rxtxbd[O]->rxbd.control_status = RXBD_E I RXBD_W; 
USB_Send(immr, rxtxbd, (unsigned char *) dd, 











* Function name : USB_Send()
* Description : Sends USB data block.
*----------------------------------------------------------------------------*I
void USB_Send(EPPC *immr, RXTXBD **rxtxbd, unsigned char *tx_data,
int endpoint, short pid, int count){ 
} 
int i; 
printf ("txdata: %02x\r\n", tx_data[O]); 
printf ("endpoint: Y.d\r\n", endpoint); 
printf ("pid: %04x\r\n" ,pid); 
printf("count: Y.d\r\n",count); 
for(i=O; i<count; i++){ 
rxtxbd(endpoint]->txbd.data_buffer_pointer[i] = tx_data[i]; 
} 
rxtxbd[endpoint]->txbd.control_status = 
TXBD_R [ TXBD_W I TXBD_I l TXBD_L I TXBD_TC I pid; 
rxtxbd [endpoint]->txbd. data_length = count;
I* Start transaction for Endpoint O *I 








Resets the USB controller. 
' 
*----------------------------------------------------------------------------*! 
void USB_Reset(EPPC *immr, RXTXBD **rxtxbd, USEP **endpoint_params){ 
int i; 
I* Initilize RX and TX Buffer Descriptors *I 
rxtxbd[O]->rxbd.control_status = RXBD_E I RXBD_W; 
rxtxbd[O] ->rxbd. data_length = 0; 
rxtxbd[OJ->txbd. control_status = 
TXBD_R I TXBD_W I TXBD_I I TXBD_L TXBD_TC I TXBD_PID_DATAO; 
rxtxbd[O]->txbd.data_length = O; 
/* Initilize Endpoint parameter blocks p16-352*/ 
endpoint_params[O]->rbase =
endpoint_params[O]->rbptr = (unsigned short) & rxtxbd[O]->rxbd; 
endpoint_params [O]->tbase = 
endpoint_params[O]->tbptr = (unsigned short) & rxtxbd[O]->txbd; 
endpoint_params[O]->rfcr = endpoint_params[O]->tfcr = Ox18; 
endpoint_params[O]->mrblr = MAX_RX_TX_BYTES; 
endpoint_params[O]->tstate = O; 
I* Clear Buffers *I 
for(i=O; i<RX_BUF_SIZE; i++){ 
rxtxbd[O]->rxbd. data_buffer_pointer[i] = OxOO;
} 
for{i=O; i<TX_BUF_SIZE; i++){ 
rxtxbd[OJ->txbd.data_buffer_pointer[i] = OxOO; 
} 
I* Initilize Endpoint Parameter Base Addresses *I 
immr->pram.usb.ep_ptr[O] = (unsigned short) endpoint_params[O]; 
f* Clear Frame number entry *f 
immr->pram.usb.frame_n = O; 
I* Initialize USB Endpoint registers p16-365*/
I* immr->usb_regs.usep[O] = Ox0200; BULK Mode*/ 
immr->usb_regs.usep[O] = OxOOOO; //Control Mode 
f* Configure USMODE for normal USB function operation p16-357 *I 
immr->usb_regs.usmod = OxOO; 
I* Initialize USB address */ 
immr->usb_regs.usadr = OxOO; 
I* CPM Init *I 
immr->cp.cpcr = Ox0001; II init RX/TX params 
while(immr->cp.cpcr & Ox0001){} // Wait for FLG bit to clear 
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} 
f* Clear USCOM *f 
il1llllr->usb_regs.uscom = OxOO; 
f* Enable USB Operation *f 
inunr->usb_regs.usmod I= 1; 
f* Clear Event register *f 
immr->usb_regs.usber = Oxffff; 
H.3 usb.h 
The code below, usb.h, contains function prototype for usb.c as well type definitions 






* USB Header for Brightstar Engineerings ip-engine based on MPC823
' 
* KZ 5/31/00' 
*----------------------------------------------------------------------------*! 
f* Buffer Desciptor format p16-361*/ 
typedef struct BufferDescriptor{ 
unsigned short control_status; 
unsigned short data_length; 
unsigned char *data_buffer_pointer; 
} BD; 




f* Device Descriptor Tables from USB 1.1 Spec *f 

















































































I* Control Trasfer Request Structure (USB 1.1 Spec p183 Table 9-2) *f 
typedef struct DeviceRequest{ 
char bmRequestType; 






#pragma options align=reset 
void USB_Initialize(EPPC *immr, RXTXBD **rxtxbd, USEP **endpoint_params); 
void USB_Desc_Init{DD *dd, CD **cd, ID **id, ED **ed); 
void USB_Reset(EPPC *immr, RXTXBD **rxtxbd, USEP **endpoint_params); 
void USB_Receive(EPPC *immr, DD *dd, CD **cd, 
ID **id, ED **ed, RXTXBD **rxtxbd, DEV_REQUEST *dev_request); 
void USB_Send{EPPC *immr, RXTXBD **rxtxbd, unsigned char *tx_data, 
int endpoint, short pid, int count); 
void USB_Request_Decode{EPPC *immr, DD *dd, CD **cd, ID **id, 
ED **ed, RXTXBD **rxtxbd, DEV_REQUEST *dev_request); 
#define NUM_ENDPOINTS (1) I* Number of active endpoints
#define RX_BUF _SIZE (1024) I• RX Buffer size *I
#define TX_BUF_SIZE (1024) I• TX Buffer size *I
•I
#define MAX_RX_TX_BYTES (512) I• Max Bytes < TX/RX_BUF_SIZE *f
#define NUM_CONFIG_DESC (1) I• Num. of Config Descriptors *I
#define NUM_INTERFACE_DESC (1) I• Num of Interface Descriptors *I
#define NUM_END_DESC (1) I* Num of Endpoint Descriptors *I
I* USS Event Register Bit Definitions (USBER) 16.10.8.8 p16-369 *I 
#define USBER_RXB (Ox0001) 
#define USBER_TXB (Ox0002) 
#define USBER_BSY (Ox0004) 
#define USBER_SOF (Ox0008) 
-#define USBER_TXEO (Ox0010) 
#define USBER_TXE1 (Ox0020) 
#define USBER_TXE2 (Ox0040) 
#define USBER_TXE3 {OxOOBO) 
#define USBER_IDLE (Ox0100) 
#define USBER_RES {Ox0200) 
I* Device Request Type (USB 1.1 Spec p183 Table 9-2) *I 
#define REQ_DIR_OUT (OxOO) 
#define REQ_DIR_IN (OxBO) 
#define REQ_TYPE_STANDARD (OxOO) 
#define REQ_TYPE_CLASS (Ox20) 
#define REQ_TYPE_VENDOR (Ox40) 
#define REQ_RECIP _DEV (OxOO) 
#define REQ_RECIP_INTER (Ox01) 
#define REQ_RECIP_END (Ox02) 
#define REQ_RECIP_OTHER (Ox03) 
I* Descriptor Type Definitions (USB 1.1 Spec p187 Table 9-5) *I 
#define DESC_TYPE_DEVICE (Ox01) 
#define DESC_TYPE_CONFIG (Ox02} 
#define DESC_TYPE_STRING (Ox03) 
#define DESC_TYPE_INTER (Ox04) 
#define DESC_TYPE_END (Ox05) 
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f* Descriptor Standard Request Codes (USB 1.1 Spec p187 Table 9-4) *f 
#define DESC_REQ_GET_STATUS (OxOO) 
#define DESC_REQ_CLEAR_FEATURE (Ox01) 
#define DESC_REQ_SET_FEATURE (Ox03) 
#define DESC_REQ_SET_ADDRESS (Ox05) 
#define DESC_REQ_GET_DESCRIPTOR (Ox06) 
#define DESC_REQ_SET_DESCRIPTOR (Ox07) 
#define DESC_REQ_GET_CONFIG (Ox08) 
#define DESC_REQ_SET_CONFIG (Ox09) 
#define DESC_REQ_GET_INTERFACE (OxOa) 
#define DESC_REQ_SET_INTERFACE (OxOb) 
#define DESC_REQ_SYNCH_FRAME (OxOc) 
f* Config Descriptor attributes (USB 1.1 Spec p200 Table 
(Ox80) 
9-8) *I







f* Interface Descriptor Class/Subclass/Protocol *f 
#define CONF _CLASS_HII:i (Ox03) 
#define CONF _CLASS_ VENDOR (Oxff) 





















f* RX Buffer Descriptor Control/Status Definitions p16-359*/ 
#define RXBD_E (OxBOOO) I* Empty *I 
#define RXBD_W (Ox2000) f* Wrap •I
#define RXBD_l (Ox1000) f* Interrupt •I
#define RXBD_L (OxOSOO) I* Last *f 
#define RXBD_F (Ox0400) I* First *f 
#define RXBD_PID_DATAO (OxOOOO) I* DATAO PIO •I
#define RXBD_PID_DATA! (Ox0040) f* DATA! PID *I 
#define RXBD_PID_SETUP (Ox0080) I* SETUP PIO *f 
#define RXBD_NO (Ox0010) I* RX non octet aligned *f 
#define RXBD_AB (OxOOOS) f* Frame Aborted •I
#define RXBD_CR (Ox0004) I* CRC Error ,;
#define RXBD_OV (Ox0002) f* Overrun •I
90 
f* TX Buffer Descriptor Control/Status Definitions p16-361*/ 
#define TXBD_R (OxBOOO} f* Ready :f./ 
#define. TXBD_W (Ox2000) I* Wrap •I
#define TXBD_I (Ox1000) I* Interrupt *I 
#define TXBD_L (OxOBOO) I* Last •I
#define TXBD_TC (Ox0400) I* Transmit CRC •I
#define TXBD_CNF (Ox0200) I* Transmit Confirmation *I 
#define TXBD_P!D_NONE (OxOOOO) f* 'NO PIO Appended *f 
#define TXBD_PID_DATAO (OxOOBO) f* DATAO PID Appended *f 
#define TXBD_PID_DATA1 (OxOOcO) f* DATA1 PID Appended *f 
#define TXBD_NAK (Ox0010) f* NAK handshake recieved •I
#define TXBD_STAL (OxOOOB) f* STAL handshake recieved •I
#define TXBD_TO (Ox0004) I* Time Out •I
#define TXBD_UN (Ox0002) f* Underrun •I
H.4 capture.txt
The capture file below1 capture.txt, contains a log file of the console output generated 
by main.c test functions. The capture sequence shows import USB registers and buffers 
before and after receiving SOF and IN USB tokens. 
Before IN Token 
USB REGS: 
usmod: 01 usadr: 05 uscom: 00 usepO: 0200 usep1: 0000 usep2: 0000 usep3: 0000 
usber: 0100 usbmr: 0000 usbs: 01 
DPRAM: 
Buffer Descriptors: 
ff002000: aOOOOOOO 003b0008 bc800004 003b1010 
USB Params: 
ff003c00: 2200feef c2b0b916 00000000 Oa12d012 
ff003c10: 2200f6fe 00000ae3 
Endpoint Params: 
ff002200: 20002008 18180200 20002008 18890eac 
ff002210: 003b1014 ffffOOOO ffff3d82 71041800 
DRAM: 
RX Data Buffer: 
003b0008: 00000000 00000000 00000000 00000000 
003b0018: 00000000 00000000 00000000 00000000 
TX Data Buffer: 
003b1010: abcdef12 00000000 00000000 00000000 
003b1020: 00000000 00000000 00000000 00000000 
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AFTER SOF Token 
USB REGS: 
usmod: 01 usadr: O& uscom: 00 usepO: 0200 usep1: 0000 usep2: 0000 usep3: 0000 
Usher: 0308 usbmr: 0000 usbs: 01 
DPRAM: 
Buffer Descriptors: 
ff002000: aOOOOOOO 003b0008 bc800004 003b1010 
USB Params: 
ff003c00: 2200feef c2b0b916 00000000 Oa12d012 
ff003c10: 8002f6fe 00000ae3 
Endpoint Params: 
ff002200: 20002008 18180200 20002008 18890eac 
ff002210: 003b1014 ffffOOOO ffff3d82 71041800 
DRAM: 
RX Data Buffer: 
003b0008: 00000000 00000000 00000000 00000000 
003b0018: 00000000 00000000 00000900 00000000 
TX Data Buffer: 
003b1010: abcdef12 00000000 00000000 00000000 
003b1020: 00000000 00000000 00000000 00000000 
AFTER IN TOKEN 
USB REGS: 
usmod: 01 usadr: 05 uscom: 00 usepO: 0200 usep1: 0000 usep2: 0000 usep3: 0000 
usber: 030a usbmr: 0000 usbs: 01 
DPRAM: 
Buffer Descriptors: 
ff002000: aOOOOOOO 003b0008 3c800004 003b1010 
USB Params: 
ff003c00: 2200feef c2b0b916 00000000 Oa12d012 
ff003c10: 8003f6fe 00000ae3 
Endpoint Params: 
ff002200: 20002008 18180200 20002008 18000eac 
ff002210: 003b1014 ffffOOOO ffff3d82 71041800 
DRAM: 
RX Data Buffer: 
003b0008: 00000000 00000000 00000000 00000000 
003b0018: 00000000 00000000 00000000 00000000 
TX Data Buffer: 
003b1010: abcdef12 00000000 00000000 00000000 
003b1020: 00000000 00000000 00000000 00000000 
AFTER SETUP TOKEN (GET_DEVICE_DESCRIPTOR) 
<-inc address max length= 8 
00 18 00 00 01 00 06 80 
SETUP : index: 0 length: 18 language ID: 0 type: device 
USB REGS: 
(hex) 
usmod: 01 usadr: 05 uscom: 00 use,pO: 0000 usep1: 0000 usep2: 0000 usep3: 0000 




ff002000: 2c80000a 003b0008 bc800004 003b1010 
USB Params: 
ff003c00: 2200feef c2b0b916 18000ef6 003b0010 
ff003c10: 80D301f8 00002200 
Endpoint Para.ms: 
ff002200: 20002008 18180200 20002008 18890eac 
ff002210: 003b1014 ffffOOOO ffff3d82 71041800 
DRAM: 
RX Data Buffer: 
003b0008: 80060001 00001800 e65454f6 00000000 
003b0018: 00000000 00000000 00000000 00000000 
TX Data Buffer: 
003b1010: abcdef.12 00000000 00000000 00000000 




The following code listing is C language code for the IpEngine from Brightstar Engi­
neering. The code was compiled using Code Warrior for Embedded Power PC. 
I.I main_dac.c
The code below, main_dac.c, is a main program loop for testing of the DAO board.





* main. c 
• 
* Test Code for Brightstar Engineerings ip-engine based on MPC823
*
* KZ 4/19/00 • 
*----------------------------------------------------------------------------*! 
#include "mpc823, h" 









unsigned char status_data; 
unsigned char dataO = 0,data1 = O; 
unsigned long data; 
I* MPC8xx internal register map*/ 
EPPC *immr = ( EPPC * } ( GetIMMR(} & OxffffOOOO } ; 
I* FPGA register map *I 
FPGA *fpga = (FPGA *) Oxff010000; 
FPGA_MAP *fpga_ports = (FPGA_MAP *) OxfcOOOOOO; 
II Multiport Midi Test 
MPCUARTinit(kBaud9600, kSMC1); 
MPCUARTPutChar( 1 z'); 
MPCUARTinit(kBaud9600, kSMC2); 
MPCUARTPutChar2('z'); 
I* Serial Setup *I 
InitializeUART(TEST_BAUD_RATE); 
WriteUARTString( "\r\n" } ; 
for (c = 32; c < 127; c++) { 
err = WriteUART1(c); 
} 
if (err != kUARTNoError) 
break; 
WriteUARTString( "\r\n" ) ; 
I* Timer Config *I 
immr->timer.tgcr = OxOOOO; II Timers Disabled 
immr->timer.tmr2 = Ox002a; II Toggle TOUT Yith Timer CLK input as sys CLK 
immr->timer.tgcr J= Ox0010; II Start Timer 2 





f* Setup Port A (PA4) as BCLK *f 
immr->pio.papar I= Ox0800; II Select Clock Functions 















I I Write to Dae 
Write_Dac_Byte(fpga_ports,Ox01,0x12); 






I I Write to Dae 
Write_Dac_Byte(fpga_ports,Ox01,0x12); 
I I Update Dae Outout 
Write_Dac_Byte(fpga_ports,Ox01,0x13); 










Uses mfspr (Move From Special Register) instruction to get 
the base address for the internal memory map stored in 










The code below, main..fifo.c1 is a main program loop for testing of the DAC board.
In this version of the code the DAC updates are handled through a FIFO based pro­
ducer /consumer scheme. 
f*-------1---------2---------3---------4---------5---------6---------7---------
123456789-123456789-123456789-123456789-123456789-123456789-123456789-123456789• 
* main. c• 
* Test Code for Brightstar Engineerings ip-engine based on MPC823
• 
* KZ 4/19/00• 
*----------------------------------------------------------------------------*! 









unsigned char status_data; 
unsigned char dataO = 0,data1 = O; 
I* MPC8xx internal register map *I 
EPPC *immr = ( EPPC * )( Get!MMR() & OxffffOOOO ); 
f* FPGA register map *I 
FPGA *fpga = (FPGA *) Oxff010000; 
FPGA_MAP *fpga_ports = (FPGA_MAP *) OxfcOOOOOO; 
I I Midi Test 
MPCUARTinit(kBaud9600, kSMC1); 
MPCUARTPutChar ( 'z') ; 
MPCUARTinit(kBaud9600, kSMC2); 
MPCUARTPutChar2{'z'); 
I* Serial Setup *I 
InitializeUART(TEST_BAUD_RATE); 
WriteUARTString( "\r\n" ) ; 
for (c = 32; c < 127; c++) { 
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err = WriteUARTl(c); 
if (err!= kUARTNoError) 
break; 
} 
WriteUARTString( "\r\n1' ) ; 
I* Timer Config *I 
immr->timer.tgcr = OxOOOO; II Timers Disabled 
inunr->timer.tmr2 = Ox002a; II Toggle TOUT with Timer CLK input as sys CLK 
immr->timer.tgcr I= Ox0010; II Start Timer 2 
immr->timer.tcn2 = O; 
immr->timer.trr2 = O; 
inunr->timer.ter2 = Oxffff; 
I* Setup Port A (PA4) as BCLK *I 
immr->pio.papar I= Ox0800; II Select Clock Functions 









// Output to LEDS 
Write_Dac_Byte(fpga_ports,Ox04,-(0x0a)); 
Write_Dac_Byte(fpga_ports,Ox01,0x07); 










printf ("DATA: i.02x \r\n" ,Read_Dac_Byte(fpga_ports ,Ox02)); 
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I I Read_Status 




II Read Fifo 
Write_Dac_Byte(fpga_ports,Ox01,0x11); 
I I Read_Status 
printf ("DATA: 'l.02x \r\n" , Read_Dac_Byte (fpga_ports, Ox02)) ; 
if((Read_Dac_Byte(fpga_ports,Ox04) -- Oxaa) & 
(Read_Dac_Byte(fpga_ports,Ox05) -- Oxbb) & 





I I Reset Dacs 
Write_Dac_Byte(fpga_ports,Ox01,0x10); 
I I Read_Status 
printf ("DATA: 'l.02x \r\n" ,Read_Dac_Byte(fpga_ports ,Ox02}) ; 





































































































































/ I Read_Status 
printf ("DATA: :,:02x \r\n" ,Read_Dac_Byte(fpga_ports ,Ox02)) ; 
II Start Output 
Write_Dac_Byte(fpga_ports,Ox01,0x02); 
status_data = Read_Dac_Byte(fpga_ports,Ox02); 
while((status_data & Ox04) == Ox04){ 
status_data = Read_Dac_Byte(fpga_ports, Ox02); 








I I Write Fifo 
Write_Dac_Byte(fpga_ports,Ox01,0x01); 
dataO = dataO + 100; 
data1 = data1 + 100; 
status_data = Read_Dac_Byte(fpga_ports,Ox02); 
I I Read_Status 
printf ("DATA: '/.02x \r\n 11 ,Read_Dac_Byte(fpga_ports ,Ox02)); 
I I Read Fifo 
Write_Dac_Byte(fpga_ports,Ox01,0x11); 
I I Read_Status 
printf ("DATA: '/.02x \r\n" ,Read_Dac_Byte(fpga_ports ,Ox02)); ; 
printf ("DATA: (,02x \r\n", Read_Dac_Byte(fpga_ports ,Ox04)) ; 
printf ("DATA: (,02x \r\n" ,Read_Dac_Byte(fpga_ports ,Ox05)); 






• • • 
Get!MMR() 
Uses mfspr (Move From Special Register) instruction to get 
the base address for the internal memory map stored in 










The code below, fp�a.c, contains functions for reseting and configuring the Altera 






* FPGA functions for Brightstar Engineerings ip-engine based on MPC823
' 




FPGA_Status(EPPC *immr) { 
int i; 
if ((i=((immr->pcmcia.pipr) & OxCOOO)) != OxCOOO) { 




printf ("FPGA Load OK Y,X\r\n", i); 
return O; 
FPGA_Reset(EPPC *immr) { 
inti; 
} 
volatile static int dummy= O; 
//Set PC13 (FPGA's nCONFIG) to output 
immr->pio.pcdir [= Ox0004; 
immr->pio.pcdat &= -cox0004); 
for(i=O; i<1000; i++) dummy++; 
immr->pio.pcdat I= Ox0004; 
return O; 
FPGA_Config(EPPC *immr, FPGA *fpga) { 






n = 32385; 
for(i=O; i<n; i++) { 
b = fpga_image[iJi 
t++; 
} 




for(j=O; j<20; j++) { 
fpga->config_reg=O;
printf("Loaded '!.d bytes\n\r" ,t); 
return FPGA_Status(imrnr); 
I.4 fpga.h
The code below, fpga.h, contains function propotypes for fpga.c as well as type defi­






* FPGA Header for Brightstar Engineerings ip-engine based on MPC823 
* 




typedef struct fpga_config_register{ 




typedef struct fpga_memory_map{ 
f* FPGA GPID Port A Data Register *f 
unsigned short ia15_00; 
unsigned short ia31_16; 
unsigned short ia43_32; 
f* FPGA GPIO Port B Data Register *f 
unsigned short ib15_00; 
unsigned short ib31_16; 
unsign'ed short ib4·3_32; 
I* FPGA GPIO Port A Data Dir *I 
unsigned short ia15_dir; 
unsigned short ia31_dir; 
unsigned short ia43_dir; 
f* FPGA GPIO Port B Data Dir *f 
unsigned short ib15_dir; 
unsigned short ib31_dir; 
unsigned short ib43_dir; 
}FPGA_MAP; 
char fpga_image[]; 
int FPGA_Status(EPPC *immr); 
int FPGA_Reset{EPPC *immr); 
int FPGA_Config(EPPC *immr, FPGA *fpga); 
I.5 util.c 
The code below, util.c1 contains all of the· utility functions for reading buttons, out­
puting to LEDS, initializing, reading, and writting to the registers of both the MIDI 






* Utility Functions for Brightstar Engineerings ip-engine based on MPC823 
* 







int WAIT_TIME = 600; 
Led(EPPC *immr, int led, int val){ 
if ((led < 0) 11 (led>3)) return -1; 
II enable led output 
if ((val<O) 11 (val>!)) { 
I I tri-state led pin 
immr->pio.pddir &= -c1<<(led+5)); 
return O; 
} else 
immr->pio.pddir I= 1<<(led+5); II enable pin as output 
if (val==O) 
} 
inunr->pio.pddat != 1<<(led+5); II turn off -- (set pin high) 
else 
immr->pio.pddat &= -c1<<(1ed+5)); II turn on -- (set pin low) 
return O; 





fpga_ports->ia43_32 = Ox0003; 
llprintf("case O \r\n"); 
break; 
case 1: 
fpga_ports->ia43_32 = Ox0002; 
I lprintf ("case 1 \r\n"); 
break; 
case 2: 
fpga_ports->ia43_32 = Ox0001; 
llprintf( 11case 2 \r\n"); 
break; 
case 3: 
fpga_ports->ia43_32 = OxOOOO; 
I lprintf("case 3 \r\n"); 
break; 
default: 
fpga_ports->ia43_32 = Ox0003; 






button = (fpga_ports->ia43_32 & OxOOOc) >> 2; 





I* Config MIDI Brd Leds *I 




fpga_ports->ia15_dir = OxOOOO; II All input for testing 
return O; 
char Read_Cont_Byte(FPGA_MAP *fpga_ports, int port){ 
char data; 
} 
II Set Data Dirrection 13-8 Out, 7-0 In; 
fpga_ports->ia15_dir = Ox3f00; 
II *HEN= *RESET= 1, Rl*W = 1 
fpga_ports->ia15_00 = Ox3800; 
II Set Address HA2-0 
switch(port){ 
case 0: 
fpga_ports->ia15_00 = Ox3800; 
break; 
case 1,
fpga_ports->ia15_00 = Ox3900; 
break; 
case 2: 
fpga_ports->ia15_00 = Ox3a00; 
break; 
case 3: 
fpga_ports->ia15_00 = Ox3b00; 
break; 
default: 
fpga_ports->ia15_00 = Ox3800; 
break; 
} 
data = fpga_ports->ia15_00; 
printf("DATA: 'l,Olx \r\n" ,data); 
return data; 
Write_Cont_Byte(FPGA_MAP *fpga_ports, char data){ 
II Set Data Dirrection 13-8 Out, 7-0 In; 
fpga_ports->ia15_dir = Ox3f00; 
II *HEN= *RESET= 1, Rl*W = 0, HA2-0 = 000 
fpga_ports->ia15_00 = Ox3000; 
II Set Data Dirrection 13-8 Out, 7-0 Out; 
fpga_ports->ia15_dir = Ox3fff; 
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I I Output data 
fpga_ports->ia15_00 I= data; 
I/ Toggle *HEN 
fpga_ports->ia15_00 &= -(Ox1000); 
fpga_ports->ia15_00 I= Ox1000; 
// Set Data Dirrection 13-8 Out, 7-0 In; 




JI Set Data Dirrection 13-8 Out, 7-0 In; 
fpga_ports->ia31_dir = Ox3f00; 
Wait(WAIT_TIME); 
//*HEN= *RESET= 1, R/*W = 0 
fpga_ports->ia31_16 = Ox3000; 
Wait (WAIT_TIME); 
/ *HEN= 1 *RESET= 0, R/*W = 0 
fpga_ports->ia31_16 = Ox1000; 
Wait(WAIT_TIME); 
/I *HEN= *RESET= 1, Rl*W = 0 
fpga_ports->ia31_16 = Ox3000; 
Wait(WAIT_TIME); 
I I Clear FIFO 
Write_Dac_Byte(fpga_ports,Ox01,0x04); 
Wait(WAIT_TIME); 





unsigned char Read_Oac_Byte(FPGA_MAP *fpga_ports, unsigned char addr){ 
unsigned char data; 
) 
II Set Data Dirrection 13-8 Out, 7-0 In; 
fpga_ports->ia31_dir = Ox3f00; 
I I *HEN = *RESET = 1, Rl*W = 1 
fpga_ports->ia31_16 = Ox3800; 
I/ Set Address HA2-0 
fpga_ports->ia31_16 I= (addr & Ox07)<<8; 
// Toggle *HEN (Enable DAC Output) 
fpga_ports->ia31_16 &= -coxiOOO); 
Wait(WAIT_TIME); 
data = fpga_ports->ia31_16; 
II Toggle *HEN (Disable DAC Output) 
fpga_ports->ia31_16 I= Ox1000; 
I lprintf("DATA: Y,02x \r\n" ,data); 
return data; 
109 
Write_Dac_Byte(FPGA_MAP *fpga_ports, unsigned char addr, unsigned char data){ 
II Set Data Dirrection 13-8 Out, 7-0 In; 
fpga_ports->ia31_dir = Ox3f00; 
II *HEN= *RESET= 1, R/*W = O 
fpga_ports->ia31_16 = Ox3000; 
// Set Address HA2-0 
fpga_ports->ia31_16 I= (addr & Ox07)<<8; 
!/ Set Data Dirrection 13-8 Out, 7-0 Out; 
fpga_ports->ia31_dir = Ox3fff; 
I I Output data 
fpga_ports->ia31_16 &= Ox3f00; 
fpga_ports->ia31_16 I= ((long) data & OxOOff); 
I I Toggle *HEN 
fpga_ports->ia31_16 &= -cox1000); 
Wait(WAIT_TIME); 
fpga_ports->ia31_16 I= OxlOOO; 
II Set Data Dirrection 13-8 Out, 7-0 In; 














* util.h • 
* Utility Functions for Brightstar Engineerings ip-engine based on MPC823
• 





int Led(EPPC *immr, int, int); 
int MIDI_Led(FPGA_MAP *fpga_ports, int); 
int MIDI_Button(FPGA_MAP *fpga_ports); 
int MIDI_Initialize(FPGA_MAP *fpga_ports); 
int Continuwn_Initialize(FPGA_MAP *fpga_ports); 
char Read_Cont_Byte(FPGA_MAP *fpga_ports, int); 
int Write_Cont_Byte(FPGA_MAP *fpga_ports, char); 
int Dac_Initialize(FPGA_MAP *fpga_ports); 
unsigned char Read_Dac_Byte(FPGA_MAP *fpga_ports, unsigned char); 
int Write_Dac_Byte(FPGA_MAP *fpga_ports, unsigned char, unsigned char); 
int Wait(int); 
I. 7 fpga_image.c
The code below, fpgajmage.c, contains the bitstream data for programming the Al­
tera FPGA on the ipEngine with sample memmory mapped I/0 code. In order to 
conserve space the body of the data is ommitted. 
char fpga_image [] "' { 
255,255, 98,125, 20,255,255,255,255, 
I* In the intrest of space the actual contents 
of the FPGA bitfile have been omited *I 




DAC BOARD VHDL 
The following code listing is VHDL language code for the Xilinx XC4013E FPGA 
used on the DAC board. All code was compiled using Foundation 3.li tools from Xilinx. 
J.1 dac_dac.vhd
The code below, dac_dac.vhd ) is the VHDL for implementing direct writes to the




-- Dae Board VHDL for Xilinx XC4013E FPGA 
-- KZ 11/2001 
-- This code version updates DACs through direct register 
-- commands from PowerPC. 
entity dacboard is 
-- PIN/Signal Definitions 
port ( 
LEDS out std_logic_vector (3 downto 0); 
UIOA out std_logic_vector (7 downto 0); 
UIOB out std_logic_vector (7 dovnto 0); 
UIOC out std_logic_vector (7 down.to O); 







































































architecture arch dacboard of dacboard is 
-- Internal Signal Definitions 
signal Clk: std_logic; 
signal RST: std_logic; 
signal Internal_counter : integer range Oto 127; 
signal Test_coun.ter : integer range Oto 255; 
signal Toggle: std_logic; 
signal Button_reg : std_logic_vector (3 down.to 0); 
signal Data_7 _O_reg: std_logic_vector (7 downto 0); 
signal Data_15_8_reg: std_logic_vector (7 downto O); 
signal Data_23_16_reg: std_logic_vector (7 downto O); 
signal Control_reg: std_logic_vector (7 downto O); 
signal Status_reg: std_logic_vector (7 downto O); 
signal Data_reg: std_logic_vector (7 downto O); 
signal Control_handshake: std_logic; 
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(7 downto 0); 
(2 downto 0); 
(3 downto 0) 
signal State: std_logic_vector (7 downto O); 
signal Dac_state: std_logic_vector (3 downto O); 
signal Dac_data: std_logic_vector (23 downto O); 
-- Misc Constants 
constant board_id : std_logic_vector (7 do,;.mto 0) := x"a1"; 
-- Address State Constants 
constant id- std_logic_vector (2 downto 0) := "000"; 
constant command std_logic_vector (2 downto 0) "001"; 
constant status std_logic_vector (2 downto 0) := "010"; 
constant unusedO std_logic_vector (2 downto 0) := "011 11 ; 
constant data_7 _0 std_logic_vector (2 downto 0) := "100"; 
constant data_15_8 std_logic_vector (2 dowto 0) := "101"; 
constant data_23 16 std_logic_vector (2 down.to O) := "110"; 
constant unused1 std_logic_vector (2 dowto 0) := "111"; 




constant reset dacs 
constant write_dac 
constant update_dacs 
std_logic_vector (7 down.to 0) :: x"05"; 
std_logic_vector (7 downto 0) := x"06"; 
std_logic_vector (7 downto 0) :-: x"07"; 
std_logic_vector (7 downto 0) := x"10"; 
std_logic_vector (7 downto· 0) := x"12"; 
std_logic_vector (7 downto 0) := x"13"; 
-- Control State Constants 






constant state read_buttons 1 
constant state_write leds_O 
constant state reset dacs_O 
constant state reset dacs 1 
constant state_write dac O 
constant state_write_dac_1 
constant state_write dac 2 
constant state_write_dac_3 








-- Dae Output State Constants 
std_logic_vector (7 downto 0) := x"OO"; 
std_logic_vector (7 downto 0) := x"11"; 
std_logic_vector (7 dot.mto 0) := x"12"; 
std_logic_vector (7 downto 0) := x11 13"; 
std_logic_vector (7 downto 0) := x1105"; 
std_logic_vector (7 downto 0) := x"30"; 
std_logic_vector (7 downto 0) := x"31"; 
std_logic_vector (7 downto 0) := x"40"; 
std_logic_vector (7 downto 0) := x"50"; 
std_logic_vector (7 down.to 0) := x"51"; 
std_logic_vector (7 downto O) := x"eO"; 
std_logic_vector (7 downto 0) := x"e1"; 
std_logic_vector (7 downto 0) := x"e2"; 
std_logic_vector (7 downto 0) := x"e3"; 
std_logic_vector (7 downto 0) := x"e4''; 
std_logic_vector (7 downto 0) := x"e5"; 
std_logic_vector (7 downto 0) := x"fO"; 
std_logic_vector {7 downto 0) := x"f1"; 
std_logic_vector (7 downto 0) := x"f2"; 
std_logic_vector (7 downto 0) := x"f3"; 
std_logic_vector (7 downto 0) := x"f4"; 
std_logic_vector (7 downto 0) := x"f5"; 





























-- Dae state constants 
constant dac_out_O 
constant dac_out 1 
constant dac_out_2 
constant dac_out_3 
constant dac out_4 
constant dac out 5
constant dac idle 
component OSC4 






std_logic_vector (7 down.to 0) := x"a3"; 
std_logic_vector (7 downto 0) ;::a x"a4"; 
std_logic_vector (7 down.to 0) ;::a x"a5"; 
std_logic_vector (7 downto 0) ;::a x"a6"; 
std_logic_vector (7 downto 0) ;::a x"a7"; 
std_logic_vector (7 down to 0) ;::a x"aB"; 
std_logic_vector (7 downto 0) ::= x"a9"; 
std_logic_vector (7 down to 0) := x"aa"; 
std_logic_vector (7 downto 0) := x"ab"; 
std_logic_vector (7 down to 0) := x"ac"; 
std_logic_vector (7 down to 0) := x"ad"; 
std_logic_vector (7 down to 0) : == x"ae"; 
std_logic_vector (7 down to 0) := x"af"; 
std_logic_vector (7 downto 0) := x"bO"; 
std_logic_vector (7 downto 0) := xnb1"; 
std_logic_vector (7 dmmto 0) := x"b2"; 
std_logic_vector (7 downto 0) := x"b3"; 
std_logic_vector (7 dmmto 0) ::: x"b4"; 
std_logic_vector (7 downto 0) := x"b5"; 
std_logic_vector (7 downto 0) := x"b6"; 
std_logic_vector (7 downto 0) := x"b7"; 
std_logic_vector (7 downto 0) := x"b8"; 
std_logic_vector (7 downto 0) := x"b9"; 
std_logic_vector (7 downto 0) := x"ba"; 
std_logic_vector (7 downto 0) : :: x"bb"; 
std_logic_vector (7 downto 0) := x"bc"; 
std_logic_vector (7 downto O) := x"bd"; 
std_logic_vector (3 downto 0) := x"O"; 
std_logic_vector (3 downto O) := x"1"; 
std_logic_vector (3 down to 0) := x"2"; 
std_logic_vector (3 downto 0) := x"3"; 
std_logic_vector (3 down to 0) := x"4"; 
std_logic_vector (3 downto 0) := x"5";
std_logic_vector (3 downto 0) ::= x"6"; 
COMPONENT ibuf PORT(i: IN STD_LOGIC; o: OUT STD_LOGIC); END COMPONENT; 
COMPONENT bufg PORT(i: IN STD_LOGIC; o: OUT STD_LOGIC); END COMPONENT; 
SIGNAL buf_clkO: STD_LOGIC; 
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begin 
osc: OSC4 port map (FBM => Clk); 
bO: ibuf PORT MAP(i=>RST_IN,o=>buf_clkO); 
bl: bufg PORT MAP(i=>buf_clkO,o=>RST); 
process (Clk) is 
begin 
if (Clk'event AND Clk='O') then 
Internal_counter <= Internal_counter + 1; 
if(Toggle='l') then 
end process; 
Toggle <= '0'; 
else 
Toggle <= '1'; 
end if; 
end if; 
-- Port Interface and command parsing 
process(RST,Clk) is 
begin 
if (RST = '0') then 
Data_7 _0_reg <= x"OO"; 
Data_15_8_reg <= x"OO"; 
Data_23_16_reg <"' x"OO"; 
Control_reg <= x"OO"; 
Status_reg <=x"OO"; 
Data_reg <= x"OO"; 
Button_reg <= "0000"; 
Dac_data <= x"OOOOOO"; 
State <= state_idle; 
LDAC_O <= '1'; 
LDAC_l <= '1'; 
LDAC_2 <= '1'; 
Test_counter <= O; 
LEDS <:a not("OOOO"); 
UIOC <= xtt OO"; 
SDI_O <= '0'; 
LOAD_0<= '1'; 
CS_0<= '1'; 
RSTSEL_O <= '0'; 
RST_O <"' '1'; 
SDI_1 <= '0'; 
LDAD_1 <= '1'; 
CS_1 <= '1'; 
RSTSEL_1 <= '0'; 
RST_1 <= '1'; 
SDI_2 <:: 'O'i 
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LOAD_2 <= 1 1'; 
CS_2 <= '1 1; 
RSTSEL_2 <= 'O' ; 
RST_2 <"" '1'; 
elsif (Clk'event and Clk='O') then 
-- Latch Variables so they don 1 t change 
Data_7_0_reg <= Data_7_0_reg; 
Data_15_8_reg <= Data_15_8_reg; 
Data_23_16_reg <= Data_23_16_reg; 
Control_reg <= Control_reg; 
Status_reg <= Status_reg; 
Data_reg <= Data_reg; 
Button_reg <= Button_reg; 
Dac_data <= Dac_data; 
case State is 
when state_idle => 
if(HEN = '0') then 
State <= state_decode_addr_O; 
else 
case BUTTONS is 
when "0001" :>
Button_reg '" Button_reg 
Status_reg(4) '" '1'; 
when "0010" :>
Button_reg '" Button_reg 
Status_reg(4) '" , 1'; 
when "0100" a>
Button_reg '" Button_reg 
Status_reg(4) '" '1' j 
when "1000" a)
Button_reg <= Button_reg 
Status_reg(4) '" '1';
when others :>
Button_reg '" Button_reg 
end case; 
State <"" state_idle; 
end if; 
when state_decode_addr_O => 
case HA2_0 is 






Data_reg <= board_id; 








if (RW = ' 1') then 
Data_reg <= Control_reg; 
State <= state_hen_wait_O; 
else 
Control_reg <= HS_O; 
State <= state_parse; 
end if; 
when status => 
if (RW = '1' ) then 
Data_reg <= Status_reg; 
else 
Status_reg <= RB_O; 
end if; 
State <= state_hen_wait_O; 
when data_7_0 => 
if (RW = '1') then 
Data_reg <= Data_7_0_reg; 
else 
Data_7_0_reg <= HB_O; 
end if; 
State <= state_hen_wait_O; 
when data_15_8 => 
if (RW = '1') then 
Data_reg <= Data_15_8_reg; 
else 
Data_15_8_reg <= HB_O; 
end if; 
State <= state_hen_wait_O; 
when data_23_16 => 
if (RW = '1') then 
Data_reg <= Data_23_16_reg; 
else 
end case; 
Data_23_16_reg <= HB_O; 
end if; 
State <= state_hen_wait_O; 
when others => 
Data_reg <= x"ff"; 
State <= state_hen_wait_O; 
when state_parse => 
case Control_reg is 
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when change_rstsel => 
State <= state_change_rstsel_O; 
when read_buttons => 
State <= state_read_buttons_O; 
when write_leds => 
State <= state_write_leds_O; 
when reset_dacs => 
State <= state_reset_dacs_O; 
when write_dac => 
State <= state_write_dac_O; 
when update_dacs => 
State <:: state_update_dacs_O; 
when others => 
State <= state_hen_wait_O; 
end case; 
when state_change_rstsel_O => 
RSTSEL_O <= not RSTSEL_O; 
RSTSEL_1 <= not RSTSEL_1; 
RSTSEL_2 <= not RSTSEL_2; 
State <= state_hen_wait_O; 
when state_read_buttons_O => 
Data_7_0_reg <= ("0000" & Button_reg); 
State<= state_read_buttons_1; 
when state_read_buttons_1 => 
Button_reg <= "0000"; 
Status_reg(4) <= '0'; 
State <= state_hen_wait_O; 
when state_write_leds_O => 
LEDS<= Data_7_0_reg(3 downto 0); 
State <= state_hen_wait_O; 
when state_reset_dacs_O => 
RST_O <= '0'; 
RST_1 <"' '0'; 
RST_2 <= '0'; 
State <: state_reset_dacs_1; 
when state_reset_dacs_1 => 
RST_O <= '1'; 
RST_1 <= '1'; 
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RST_2 <= '1'; 
State <= state_hen_wait_O; 
when state_hen_wait_O => 
if (HEN= '1') then 
State <= state_idle; 
else 
State <= state_hen_wait_O; 
end if; 
when state_write_dac_O => 
Dac_Data(23 downto 16)<= Data_23_16_reg; 
Dac_Data(15 downto 8)<= Data_16_8_reg; 
Dac_Data(7 downto O)<= Data_7_0_reg; 
State <= msb23; 
when state_update_dacs_O => 
LDAC_O <= 1 0'; 
LDAC_i <= '0'; 
LDAC_2 <= '0'; 
State <= state_update_dacs_i; 
when state_update_dacs_1 => 
LDAC_O <= 1 1'; 
LDAC_1 <= '1'; 
LDAC_2<= '1'; 
State <= state_update_dacs_2; 
when state_update_dacs_2 => 
Test_counter <= Test_counter + 1; 
State<= state_idle; 
Dae Loading Section 
when msb23 => 
case (Dac_data(17 downto 16)) is 
when "00" :> 
SDI_O <= Dac_data(23); 
cs_o <= •o•;
when "01" => 
SDI_!<= Dac_data(23); 
CS_1 <= '0'; 
when "10" => 
SDI_2 <= Dac_data(23); 
CS_2 <= '0'; 
when others => 
end case; 
State <= bit22; 
when bit22 => 
SDI_O <= Dac_data(22); 
SDI_1 <= Dac_data(22); 
SDL2 <::= Dac_data(22); 
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State <::: bi t21; 
when bit21 :::> 
SDT_O <::: Dac_data(21); 
SDI_1 <= Dac_data(21); 
SDI_2 <= Dac_data(21); 





State <= bit19; 
when bit19 => 
SDI_O <= '0'; 
SDI_l <= '0'; 
SDI_2 <= '0'; 
State <= bit18; 
when bit18 => 
SDI_O <= '0'; 
SDI_1 <= '0'; 
SDI_2 <::: '0'; 
State <::: bit 17; 
when bit17 :c> 
SDI_O <::: '0'; 
SDI_1 <= '0'; 
SDI_2 <= '0'; 
State <= bit16; 
when bit16 =>
SDI_O <= '0';
SDI_l <= '0'; 
SDI_2 <= '0';
State <= bit15; 
when bit15 :=:> 
SDI_O <= Dac_data(15); 
SDI_l <= Dac_data(15); 
SDI_2 <::: Dac_data(15); 
State <= bit14; 
when bit14 => 
SDI_O <= Dac_data(14); 
SDI_l <"' Dac_data(14); 
801_2 <= Dac_data(14}; 
State <:a:: bit13; 
when bit 13 => 
SDI_O <= Dac_data(13); 
SDT_1 <= Dac_data(13); 
-- Don't C=e
-- Don't Care 
-- Don't Care 
-- Don't Care 
-- Don't Care 
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SDI_2 <= Dac_data(13); 
State <= bit12; 
when bit12 =>
SDI_O <= Dac_data(12); 
SDI_l <= Dac_data(12); 
SDI_2 <= Dac_data(12); 
State <= bit11; 
when bit11 => 
SDI_O <= Dac_data(11); 
SDI_!<= Dac_data(11); 
SDI_2 <= Dac_data(11); 
State <= bit10; 
when bit10 =>
SDI_O <= Dac_data(10); 
SDI_l <"' Dac_data(iO); 
SDI_2 <= Dac_data(!O); 
State <= bit9; 
when bit9 =>
SDI_O <= Dac_data(9); 
SDI_!<= Dac_data(9); 
SDI_2 <= Dac_data(9); 
State <= bi t8; 
when bit8 =>
SDI_O <"" Dac_data(8) i 
SDI_! <= Dac_data(8); 
SDI_2 <= Dac_data(B); 
State <= bit7; 
when bit7 :==> 
SDI_O <= Dac_data(7); 
SDI_!<= Dac_data(7); 
SDI_2 <= Dac_data(7); 
State <= bit6; 
when bit6 =>
SDI_O <= Dac_data(6); 
SDI_! <= Dac_data{6); 
SDI_2 <= Dac_data(6); 
State <= bit5; 
when bit5 =>
SDI_O <= Dac_data(5); 
SDI_1 <= Dac_data(5); 
SDI_2 <= Dac_data(5); 
State <= bit4; 
when bit4 =>
SDI_O <= Dac_d!;lta(4); 
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SDI_1 <= Dac_data(4); 
SDI_2 <= Dac_data(4); 
State <= bit3; 
when bit3 =>
SDI_O <= Dac_data(3); 
SDI_1 <= Dac_data(3); 
SDI_2 <= Dac_data(3); 
State <= bit2; 
when bit2 => 
SDI_O <= Dac_data(2); 
SDI_1 <= Dac_data(2); 
SDI_2 <= Dac_data(2); 
State <= biti; 
when bit1 =>
SDI_O <= Dac_data(i); 
SDI_1 <= Dac_data(i); 
SDI_2 <= Dac_data(1); 
State <= lsbO; 
when lsbO => 
SDI_O <= Dac_data(O); 
SDI_1 <= Dac_data(O); 
SDI_2 <= Dac_data(O); 
State <= data_latch; 
when data latch=> 
case (Dac_data(17 doYnto 16)) is 
when "00" => 
cs_o <= '1'; 
when "01" => 
CS_1 <= '1'; 
when "10" => 
CS_2 <= '1'; 
when others => 
end case; 
State <"" dac_load_O; 
when dac_load_O => 
case (Dac_data(17 downto 16)) is 
when "00" => 
LOAO_O <= '0'; 
when "01" => 
LOAD_1 <= '0'; 
when "10" => 
LDAD_2 <= '0 1 ; 
when others => 
end case; 
State <= dac_load_1; 
when dac_load_1 => 
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case (Dac_data(17 downto 16)) is 
when 11 00•1 => 
LDAD_O <= '1'; 
when "01" => 
LOAD_!<= '1'; 
when "10" => 
LOAD_2 <= '1'; 
when others => 
end case; 
State <= state_hen_wait_O; 
when others => 





88_0 <= Data_reg when (HEN= '0' and RW = '1') else (others => 'Z'); 
TR<= '0' when (HEN= '0' and RW = 1 1') else '1'; 
Clock Routing 
CLK_ 0 <= Clk; 
CLK_l <= Clk; 
CLK_2 <= Clk; 
-- Test Outputs 
UIOD(O) <= SDO_O; 
UIOD(l) <= SDO_l; 
UIOD(2) <= SD0_2; 
UIOD(3) <= RST; 
UIOA <= CONV_STD_LOGIC_VECTOR(Test_counter, 8); 
UIOB <= ("0000000" & HEN); 
end arch_dacboard; 
J.2 dac_fifo.vhd 
The code below, dacJifo.vhd, is the VHDL for implementing writes to the DAC 








Dae Board VHDL for Xilinx XC4013E FPGA 
KZ 11/2001 
This code version updates DACs through FIFO controlled 
by register commands from PowerPC. 
synopsys translate_off 
--Library x1linxcorelib; 
--configuration cfg_dacboard of dacboard is 
for arch_dacboard 
--for all : dac_fifo use entity XilinxCoreLib.fifosyncVHT(behavioral) 
--generic map( 
--Depth => 64, 
--Create_RLOCs_for_TBUFs => 0, 
--Dual_Port => 0, 
--Port_Width => 24, 




-- synopsys translate_on 
entity dacboard is 





















out std_logic_vector (3 downto O); 
out std_logic_vector (7 downto O); 
std_logic_vector (7 downto' 0); 
out std_logic_vector (7 downto 0); 













































in out std_logic; 
out std_logic; 
inout std_logic; 






architecture arch_dacboard of dacboard is 
-- Internal Signal Definitions 
signal Clk: std_logic; 
signal RST: std_logic; 
signal Run_bit: std_logic; 
signal Sync_bit_consume: std_logic; 
signal Sync_bit_provide: std_logic; 
signal Internal_counter : integer range Oto 127; 
signal Test_counter : integer range Oto 255; 
--signal Clk_reg : std_logic_vector (6 downto O); 
signal Toggle: std_logic; 
signal Button_reg : std_logic_vector (3 downto O); 
signal Data_7_0_reg: std_logic_vector (7 downto O); 
signal Data_15_8_reg: std_logic_vector (7 downto 0); 
signal Data_23_16_reg: std_logic_vector (7 downto O); 
signal Control_reg: std_logic_vector (7 downto 0); 
signal Status_reg: std_logic_vector (7 downto O); 
signal Data_reg: std_logic_vector (7 downto 0); 
signal Control_handshake: std_logic; 
signal State: std_logic_vector (7 downto 0); 
signal Return_state: std_logic_vector (7 downto 0); 
signal Dac_state: std_logic_vector (3 downto 0); 
signal Dac_data: std_logic_vector (23 downto O); 
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(7 downto 0):
(2 down to O);
(3 downto 0)
-- Fifo Signals 
signal d: std_logic_vector(23 downto O); 
signal we: std_logic; 
signal re: std_logic; 
signal reset: std_logic; 
signal c: std_logic; 
signal full: std_logic; 
signal empty: std_logic; 
--signal bufctr_ce: std_logic; 
--signal bufctr_updn: std_logic; 
signal q: std_logic_vector(23 downto O); 
signal er: std_logic; 
-- Hise Constants 
constant board id : std_logic_ vector (7 down to 0) : = x"al 11; 
-- Address State Constants 
constant id std_logic_vector (2 downto 0) := "000"; 
constant command std_logic_vector (2 downto 0) := "001"; 
constant status std_logic_vector (2 downto 0) ;= "010"; 
constant unusedO std_logic_vector (2 downto 0) := "011"; 
constant data_7 _0 std_logic_vector (2 downto 0) := 11 100"; 
constant data_15_8 std_logic_vector (2 down to 0) := "101"; 
constant data_23_16 std_logic_vector (2 downto 0) :=: 11 110"; 
constant unused! std_logic_vector (2 downto 0) := "111"; 











--constant read uioc 
























(7 downto 0) :c:= x"Ol"; 
(7 downto 0) := x"02"; 
(7 downto 0) := x1'03"; 
(7 downto 0) := x"04"; 
(7 down to 0) := x"05"; 
(7 down to 0) := x"06"; 
(7 down to 0) := x"07"; 
(7 downto 0) := x"08"; 
(7 downto 0) := x"09"; 
(7 downto 0) := x"Oa"; 
(7 down to 0) := x"Ob"; 
(7 down to 0) := x"Oc"; 
(7 down to 0) := x"Od"; 
(7 downto 0) : = x"Oe"; 
(7 downto 0) : = x"Of"; 
(7 downto 0) :;=: x"10"; 
(7 downto 0) := x"11"; 
-- Control State Constants 
constant state idle std_logic_vector (7 downto 0) := 
constant state_start_output_O std_logic_vector (7 downto 0) : := 





--constant state_read_uioa std_logic_vector (7 downto 0) : = x"08"; 
--constant state_read_uiob std_logic_vector (7 downto 0) : = x"09"; 
--constant state_read_uioc std_logic_vector (7 downto 0) : = x"Oa'1; 
--constant state_read_uiod std_logic_vector (7 downto 0) := x"Obn; 
--constant state_write_uioa std_logic_vector (7 down to 0) ::::= x"Oc"; 
--constant state_write uiob std_logic_vector (7 down.to 0) :""' x"Od"; 
--constant state irrite_uioc std_logic_vector (7 downto 0) := x"Oe"; 
--constant state write_uiod std_logic_vector (7 downto 0) := x"Of"; 
constant state_parse std_logic_vector (7 down to 0) := x"11"; 
constant stat'e_hen_wait_O std_logic_vector (7 down to 0) := x"12"; 
constant state_decode_addr_O std_logic_vector (7 downto 0) := x"13"; 
constant state_load_fifo_O std_logic_vector (7 down to 0) := x"20"; 
constant state_load_fifo_1 std_logic_vector (7 down to 0) ;aa x"21"; 
constant state_load_fifo_2 std_logic_vector (7 downto 0) := x"22"; 
constant state_read_fifo_O std_logic_vector (7 downto 0) := x"23"; 
constant state_read_fifo_1 std_logic_vector (7 down to 0) := x"24"; 
constant state_read_fifo_2 std_logic_vector (7 down.to 0) := x"25"; 
constant state_read_fifo_3 std_logic_vector (7 downto 0) := x"26"; 
constant state_clear_fifo_O std_logic_vector (7 downto 0) :== x"27"; 
constant state_clear_fifo_1 std_logic_vector (7 down.to 0) := x"28"; 
constant state_clear_fifo_2 std_logic_vector (7 down to 0) := x"29"; 
constant state_update_flags_O std_logic_vector (7 down to 0) := x"2a"; 
constant state_update_flags_1 std_logic_vector (7 down.to 0) := x"2b"; 
constant state_update_flags_2 std_logic_vector (7 downto 0) := x"2c"; 
constant state_read_fifo_4 std_logic_vector (7 downto 0) : = x"2d"; 
i;:onstant state_load_fifo_3 std_logic_vector (7 down to 0) := x"2e"; 
constant state_change_rstsel_O std_logic_vector (7 dow:i:ito 0) := x"05"; 
constant state_read_buttons_O std_logic_vector (7 downto 0) : = x"30"; 
constant state_read_buttons_1 std_logic_vector (7 down to O) := x"31"; 
constant state_write_leds_O std_logic_vector (7 down.to 0) := x"40"; 
constant state_reset_dacs_O std_logic_vector (7 down to 0) := x"50"; 
constant state_reset_dacs_l std_logic_vector (7 downto 0) := x"51"; 
constant state_provider_O std_logic_vector (7 down.to 0) := x"dO"; 
constant state_provider_1 std_logic_vector (7 downtO 0) := x"d1"; 
constant state_provider_2 std_logic_vector (7 down to 0) := x"d2"; 
constant state_provider_3 std_logic_vector (7 down to 0) ;= x"d3"; 
constant state_provider_4 std_logic_vector (7 down.to 0) := x"d4"; 
constant state_provider_5 std_logic_vector (7 down.to 0) := x"d5"; 
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constant dac load_O 
constant dac_load_i 
-- Dae state constants 
constant dac out_O 
constant dac out 1 
constant dac out 2 
constant dac_out_3 
constant dac out 4 
constant dac_out 5 
constant dac idle 
component OSC4 












































--d: IN std_logic_VECTOR(23 downto O); 
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(7 dmmto 0) := x"aO"; 
down to 0) : "' x"a2"; 
down to 0) ::a: x"a3"; 
doYnto 0) : ,: x 1'a4"; 
downto 0) := x"a5"; 
downto 0) := x"a6"; 
downto 0) := x"a7"; 
downto 0) := x"a8"; 
downto 0) := x"a9"; 
downto 0) ;:ec x"aa"; 
down to 0) := x"ab"; 
down to 0) := x"ac 11; 
do1mto 0) := x"ad"; 
down to 0) : = x"ae"; 
down to 0) : = x"af"; 
down to 0) := x"b011 ; 
downto 0) ;:: x"b1"; 
down to 0) ;: x"b2"; 
downto 0) ; = x''b3"; 
down to 0) := x 1'b4 11 ; 
downto 0) := x"b5"; 
downto 0) := x"b6"; 
downto 0) := x"b7"; 
downto 0) ;= x"b8"; 
downto 0) ;= x"b9"; 
down to 0) := x"ba"; 
downto 0) := x"bb"; 
down to 0) ;= x"bc"; 
downto 0) := x"bd11 ; 
downto 0) : = x"O"; 
downto 0) := x"1"; 
downto 0) : = x"2"; 
down to 0) := x113";
downto 0) := x"4"; 
down.to 0) : =: x"S"; 
downto 0) := x"6"; 
--we: IN std_logic; 
--re: IN std_logic; 
--reset: IN std_logic; 
--c: IN std_logic; 
--full: OUT std_logic; 
--empty: OUT std_logic; 
--bufctr_ce: OUT std_logic; 
--bufctr_updn: OUT std_logic; 







: integer : = 24; 
: integer : = 6; 
: integer : = 1; 
: integer := 0); 










rd_en :in std_logic; 
O=Generic architecture, 
1=Xilinx XAPP131, 
2=Xilinx XAPP131 w/carry mux 
(data_bits-1 down.to 0); 
rd_data :out std_logic_vector (data_bits-1 downto 0); 
full :out std_logic; 
empty :out std_logic 
) ; 
end component; 
COMPONENT ibuf PORT(i: IN STD_LOGIC; o: OUT STD_LOGIC); END COMPONENT; 
COMPONENT bufg PORT(i: IN STD_LOGIC; o: OUT STD_LOGIC); END COMPONENT; 
SIGNAL buf_clkO: STD_LOGIC; 
begin 
osc: OSC4 port map (FSM => Clk); 
bO: ibuf PORT MAP(i=>RST_IN,o=>buf_clkO); -- buffer the clock from 
bl: bufg PORT MAP(i=>buf_clkO,o=>RST); -- the keyboard 
U1: BUFGS port map (I=> RST_IN, 0 => RST); 
--single_port_dac_fifo dac_fifo 
--port map ( 
--d => d, 
--we_en => we, 
--rd_en ==> re, 
--reset=> reset, 
--c => c, 
--full :) full, 
--empty=> empty, 
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--bufctr_ce => bufctr_ce, 
--bufctr_updn => bufctr_updn, 
--q => q) j 
async_dac_fifo fifo_async 
port map ( 
wr_data => d, 
wr_en :=> we, 
rd_en => re, 
reset => reset, 
wr_clk => c, 
full => full, 
empty=> empty, 
rd_clk => er, 
rd_data => q); 
process (Clk) is 
begin 
if (Clk'event AND Clk='O') then 
Internal_counter <= Internal_counter + 1; 
if (Toggle"" ' 1') then 
Toggle <= '0'; 
else 




-- Port Interface and command parsing 
process(RST,Clk) is 
begin 
if (RST = '0') then 
Data_7 _0_reg <= x"OO"; 
Data_l5_8_reg <= x"OO"; 
Data_23_16_reg <= x"OO"; 
Control_reg <= x"OO"; 
Status_reg <"'x"OO"; 
Data_reg <= x"OO"; 
Button_reg <= 110000"; 
Dac_data <= x"OOOOOO"; 
State <"' state_idle; 
Return_state <= state_idle; 
-- Fifo Signals 
d <= x"000000 11 ; 
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we <= '0'; 
re <= '0'; 
reset<= '0'; 
c <= '0'; 
LEDS <= not("OOOO"); 
--UIOA <= x"OO"; 
--UIOB <= x"OO"; 
UIOC <= x"OO"; 
--UIOD <= x"O"; 
SDI_O <= '0'; 
LOAD_O <= '1'; 
cs_o <= '1'; 
RSTSEL_O <= '0'; 
RST_O <= '1'; 
SDI_1 <= '0'; 
LOAD_1 <= '1'; 
CS_1 <= '1'; 
RSTSEL_1 <= '0'; 
RST_1 <= '1'; 
SDT_2 <= '0'; 
LOAD_2<= '1'; 
CS_2 <= '1'; 
RSTSEL_2 <= 1 0' ; 
RST_2 <= '1'; 
Run_bit <= '0'; 
Sync_bit_provide <"" '0'; 
elsif (Clk'event and Clk='O') then 
-- Latch Variables so they don't change 
Data_7_0_reg <= Data_7_0_reg; 
Data_15_8_reg <= Data_15_8_reg; 
Data_23_16_reg <= Data_23_16_reg; 
Control_reg <= Control_reg; 
Status_reg <= Status_reg; 
Data_reg <= Data_reg; 
Button_reg <= Button_reg; 
Dac_data <= Dac_data; 
d <= d; 
we <= we; 
re <= re; 
reset <= reset; 
c <= c; 
Run_bit <= Run_bit; 
Sync_bit_provide <= Sync_bit_provide; 
Return_state <= Return_state; 
case State is 
when state_idle => 
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if(HEN = '0') then 
State <= state_decode_addr_O; 
elsif(Run_bit = '1' and (Sync_bit_provide /= Sync_bit_consume)) then 
State <= state_provider_O; 
else 
case BUTTONS is 
when "0001" => 
Button_reg <= Button_reg or "0001"; 
Status_reg(4) <= '1'; 
i.hen "0010" => 
Button_reg <= Button_reg or "0010"; 
Status_reg(4} <= '1'; 
when "0100" => 
Button_reg <= Button_reg or "0100"; 
Status_reg(4) <= '1'; 
when "1000" => 
Button_reg <= Button_reg or "1000"; 
Status_reg(4) <= '1'; 
when others => 
Button_reg <= Button_reg or "0000"; 
end case; 
Status_reg(2) <= Run_bit; 
Status_reg(3) <= RSTSEL_O;
Status_reg(l) <= empty; 
Status_reg(O) <= full; 
State <= state_idle; 
end if; 
when state_decode_addr_O => 
case HA2_0 is 
when id => 
Data_reg <= board_id; 
State <= state_hen_wait_O; 
when command => 
if (RW = 1 1') then 
Data_reg <= Control_reg; 
State <= state_hen_wait_O; 
else 
Control_reg <= HS_O; 
State <= stat'e_parse; 
end if; 
when status :a:> 
if (RW = '1') then
Data_reg <= Status_reg; 
else 
Status_reg <= H8_0; 
end if; 
State <= state_hen_wait_O; 
when data_7_0 => 
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end case; 
if (RW = '1') then 
Data_reg <= Data_7_0_reg; 
else 
Data_7 _0_reg <= HS_O; 
end if; 
State <= state_hen_wait_O; 
when data_15_8 => 
if (RW = '1') then 
Data_reg <= Data_15_8_reg; 
else 
Data_15_8_reg <= HS_O; 
end if; 
State <= state_hen_wait_O; 
when data_23_16 =>
if (RW = '1') then 
Data_reg <=- Data_23_16_reg; 
else 
Data_23_16_reg <= HS_O; 
end if; 
State <= state_hen_wait_O; 
when others => 
Data_reg <= x"ff"; 
State <= state_hen_wait_O; 
when state_parse :) 
case Control_reg is 
when load_fifo => 
State <= state_load_fifo_O; 
when read_fifo :> 
State <= state_read_fifo_O; 
when start_output => 
State <= state_start_output_O; 
when stop_output => 
State <= state_stop_output_O; 
when clear_fifo => 
State <= state_clear_fifo_O; 
when change_rstsel =>
State <= state_change_rstsel_O; 
when read_buttons =>
State <= state_read_buttons_O; 
134 
when write_leds => 
State <= state_write_leds_O; 
when reset_dacs => 
State <= state_reset_dacs_O; 
when others => 
State <= state_hen_wait_O; 
end case; 
when state_start_output_O => 
Run_bit <= '1'; 
State <= state_hen_wait_O; 
when state_stop_output_O => 
Run_bit <= '0'; 
State <= state_hen_wait_O; 
when state_load_fifo_O => 
d <= (Data_23_16_reg & Data_15_8_reg & Data_ 7 _O_reg) ; 
1,1e <= '1'; 
State <= state_load_fifo_1; 
when state_load_fifo_1 => 
c <= '1'; 
State <= state_load_fifo_2; 
1,1hen state_load_fifo_2 => 
1,1e <= '0'; 
State <= state_load_fifo_3; 
when state_load_fifo_3 => 
c <= '0'; 
Return_state <= state_hen_wait_O; 
State <= state_update_flags_O; 
1,1hen state_update_flags_O => 
c <= '1'; 
er <== '1'; 
State <= state_update_flags_1; 
when state_update_flags_1 => 
c <= '0'; 
cr <= 'O'; 
State <= state_update_f·lags_2; 
when state_update_flags_2 => 
Status_reg(2) <= Run_bit; 
Status_reg{3) <= RSTSEL_O; 
Status_reg(1) <= empty; 
Status_reg(O) <= full; 
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----------·-----------------·---------· 
State <= Return_state; 
when state_read_fifo_O => 
re <= 1 1'; 
State <= state_read_fifo_1; 
when state_read_fifo_1 => 
cr <= '1'; 
State<= state_read_fifo_2; 
when state_read_fifo_2 => 
Data_23_16_reg <= q_(23 downto 16); 
Data_15_8_reg <= q(15 downto 8); 
Data_7_0_reg <= q(7 downto O); 
State <: state_read_fifo_3; 
when state_read_fifo_3 => 
re <= '0'; 
State <: state_read_fifo_4; 
when state_read_fifo_4 => 
cr <= 'O'; 
Return_state <= state_hen_wait_O; 
State <= state_update_flags_O; 
when state_clear_fifo_O => 
reset <= '1'; 
State <= state_clear_fifo_1; 
when state_clear_fifo_1 => 
c <= '1'; 
State <= state_clear_fifo_2; 
when state_clear_fifo_2 => 
reset <= '0'; 
c <= '0'; 
Return_state <= state_hen_wait_O; 
State <= state_update_flags_O; 
when state_change_rstsel_O => 
RSTSEL_O <= not RSTSEL_O; 
RSTSEL_1 <= not RSTSEL_i; 
RSTSEL_2 <= not RSTSEL_2; 
State <= state_hen_wait_O; 
when state_read_buttons_O => 
Data_7 _0_reg <= ("0000" & Button_reg); 
State<= state_read_buttons_i; 
when state_read_buttons_i => 
Button_reg <= "0000"; 
Status_reg(4) <= '0'; 
State <= state_hen_wait_O; 
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when state_write_leds_O => 
LEDS <= Data_7 _O_reg(3 downto 0); 
State <= state_hen_wait_O; 
when state_reset_daes_O => 
RST_O <= '0'; 
RST_1 <= '0'; 
RST_2 <= '0'; 
State <= state_reset_daes_1; 
when state_reset_dacs_1 => 
RST_O <= '1'; 
RST_1 <= 11'; 
RST_2 <= '11 ; 
State<= state_hen_wait_O; 
when state_hen_wait_O => 
if (HEN= '1') then 
State <= state_idle; 
else 
State <= state_hen_wait_O; 
end if; 
Dae Data Provider Section 
when state_provider_O => 
Syne_bit_provide <= Sync_bit_eonsume; 
if (empty /= '1') then 
State <= state_provider_1; 
else 
Run_bit <= '0'; 
Status_reg(7) <= '1'; 
State<= state_idle; 
end if; 
when state_provider_1 => 
re <=: '1'; 
State <= state_provider_2; 
when state_provider_2 => 
er <= '1'; 
State <= state_provider_3; 
when state_provider_3 => 
Dae_·Data <= q; 
State <= state_provider_4; 
when state_provider_4 => 
er <= '0'; 
re <= '0'; 
Return_state <= msb23; 
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State <= state_update_flags_O ; 
when state_provider_5 => 
if(Dac_Data(20) = '1') then 
State <= state_idle; 
else 
State <= state_provider_O; 
end if; 
Dae Loading Section 
when msb23 => 
case (Dac_data(17 downto 16)) is 
when "00" => 
SDI_O <= Dac_data(23); 
cs_o <= 'O'; 
when "01" => 
SDI_1 <= Dac_data(23); 
CS_1 <= '0'; 
when "10" => 
SDI_2 <= Dac_data(23); 
CS_2 <= '0'; 
when others => 
end case; 
State <= bit22; 
when bit22 => 
SDI_O <= Dac_data(22); 
SDI_!<= Dac_data(22); 
SDI_2 <= Dac_data(22); 
State <= bi t21; 
when bit21 =-> 
SDI_O <= Dac_data(21); 
SDI_1 <= Dac_data(21); 
SDI_2 <= Dac_data(21); 
State <= bit20; 




State (a bit19; 
-- Don't Care 
when bit19 => 
sor_o <= 'O'; 
SDI_! <= '0'; 
SDI_2 <= '0'; 
State <= bit18; 
-- Don't Care 
when bit18 => 
SDI_O <= '0'; 
SDI_1 <= 1 0 1 ;
138 
SDI_2 <= '0';




SDT_2 <= '0'; 
State <= bit16; 
when bit16 =>
SDI_O <= '0' j 
SDI_1 <= 10•; 
SDI_2 <= '0';
State <= bit15; 
when bit15 => 
SDI_O <= Dac_data(15); 
SDI_1 <= Dac_data(15); 
SDI_2 <= Dac_data(15); 
State <= bit14; 
when bit14 => 
SDI_O <= Dac_data(14); 
SDI_! <= Dac_data(14); 
SDT_2 <= Dac_data(14); 
State <= bit13; 
when bit13 => 
SDI_O <= Dac_data(13); 
SDI_!<= Dac_data(13); 
SDI_2 <= Dac_data(13); 
State <= bit12; 
when bit12 => 
SDI_O <= Dac_data(12); 
SDI_!<= Dac_data(12); 
SDI_2 <= Dac_data(12); 
State <= bit11; 
when bit11 => 
SDI_O <= Dac_data(11); 
SDI_1 <= Dac_data(11); 
SQI_2 <= Dac_data(11); 
State <= bit10; 
when bitiO ==> 
SDI_O <= Dac_data(10); 
SDI_! <== Dac_data(!O); 
SDI_2 <= Dac_data(10); 
State <= bit9; 
when bit9 => 
SDI_O <= Dac_data(9); 
-- Don't Care 
-- Don't Care 
-- Don't Care
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'5Dl_l <"' Dac_dat.a.(9); 
SOI_2 <= 0ac_data(9); 
State <= bi t8; 
when bit8 ""> 
SDI_O <::: Dac_data(S); 
SDI_!<= Dac_data(S); 
SDL2 <= Dac_data (8); 
State <= bit7; 
when bit7 => 
SDI_O <= Dac_data(7); 
SDI_!<= Dac_data(7); 
SDI_2 <= 0ac_data(7); 
State <= bit6; 
when bit6 => 
SOLO <= Dac_data(6); 
SDI_!<= Dac_data(6); 
SDI_2 <= Dac_data(6); 
State <= bit5; 
when bit5 => 
SDI_O <= Dac_data(S); 
SDI_!<= Dac_data(5); 
SOI_2 <= Dac_data(S); 
State <= bit4; 
.:hen bit4 => 
SDI_O <= Dac_data(4); 
SDI_!<= Dac_data(4); 
SDI_2 <= Dac_data(4); 
State <= bit3; 
when bit3 => 
SDI_O <= Dac_data(3); 
SDI_i <= Dac_data{3); 
SDI_2 <= Dac_data(3); 
State <= bit2; 
when bit2 => 
SDI_Q <= Dac_data(2); 
SDI_!<= Dac_data(2); 
SDI_2 <= Dac_data(2); 
State <= bit!; 
when biti => 
SDI_O <= Dac_data(i); 
SDI_i <= Dac_data(1); 
SDI_2 <= Dac_data(i); 
State <== lsbO; 
when lsbO => 
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SDI_O <= Dac_data(O); 
SDI_1 <= Dac_data(O); 
SDI_2 <= Dac_data ( 0) ; 
State <= data_latch; 
when data_latch => 
case (Dac_data(17 doll!lto 16)) is 
when "0011 => 
cs_o <= 1 1 1: 
when ",01 11 => 
CS_l <= '1 1 ; 
when "10" => 
CS_2 <: ,-1,; 
when others => 
end case; 
State <= dac_load_O; 
when dac_load_O => 
case (Dac_data(17 downto 16)) is 
when "00" => 
LOAD_O <= '0'; 
when "01" ""> 
LOAD_1 <"° '0'; 
when "10" "°> 
LOAD_2 <= 1 0'; 
when others "'> 
end case; 
State <= dac_load_l; 
when dac_load_1 => 
case (Dac_data(17 doll!lto 16)) is 
when "00" => 
LOAD_0<= '1'; 
when 1101" ::a> 
LOAD_1 <= '1'; 
when "10" "'> 
LOAD_2 <= '1'; 
when others => 
end case; 
State <= state_provider_5; 
when others => 








if (RST = '0') then 
LDAC_O <= '1 1 ; 
LDAC_1 <= '1'; 
LDAC_2 <= 1 1' ; 
Dac_state <= dac_idle; 
Sync_bit_consume <= '0'; 
Test_counter <= O; 
elsif (Clk'event and Clk='1') then 
Sync_bit_consume <= Sync_bit_consume; 
if (Run_bit = '1') then 
case Dac_state is 
when dac_idle => 
if (Internal_counter = 127) then 
Dac_state <= dac_out_O; 
else 
Dac_state <= dac_idle; 
end if; 
when dac_out_O => 
LDAC_O <"' '0'; 
LDAC_1 <= '0'; 
LDAC_2 <= '0'; 
Dac_state <= dac_out_1; 
when dac_out_1 => 
LDAC_O <= '1'; 
LDAC_1 <= '1'; 
LDAC_2<= '1'; 
Dac_state <= dac_out_2; 
when dac_out_2 => 
Sync_bit_consume <= not Sync_bit _  consume; 
Test_counter <= Test_counter + 1; 
Dac_state <= dac_idle; 
when others => 





-- Tri ..,State 
HS_O <= Data_reg when (HEN"' '0' and RW = '1') else (others :> 'Z'); 
TR <::a: '0' when (HEN= '0' and RW = '1') else '1'; 
Clock Routing 
CLK_O <= Clk; 
CLK_1 <= Clk; 
CLK_2 <= Clk; 
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-- Test Outputs 
UIOD(O) <= SDO_O; 
UIOD(1) <= SD0_1; 
UIOD(2) <= SD0_2; 
UIOD(3) <= RST; 
UIOA <= CONV_STD_LOGIC_VECTOR(Test_counter, 8); 
UIOB <= (we & re & reset & c & Run_bit & Sync_bit_provide & Sync_bit_consume & HEN); 
end arch_dacboard; 
J.3 dac.ucf 
The code below, dac.ucf, is the constaints file for mapping VHDL port definitions to 
the physical pins of the device. 
##############################################• DAC Board UCF Listings KZ 11/2001 #
##############################################
NET "LEDS<O>" LDC ="P68"; 
NET "LEDS<!>" LDC ="P69"; 
NET "LEDS<2>" LDC ="P70"; 
NET "LEDS<3>" LDC ="P71"; 
NET "UIOA<O>" LDC ="P86"; 
NET "UIOA<1>" LDC =:"P83 11 ; 
NET "UIOA<2>" LDC ="P82"; 
NET "UIOA<3>" LDC "'"P81"; 
NET ''UIOA<4>" LDC ="P80"; 
NET "UIOA<5>" LDC "'"P76"; 
NET "UIOA<6>" LDC ="P75";
NET "UIOA<7>0 LDC ="P74";
NET "UIOB<O>" LDC ="P42"; 
NET "UI08<1>" LDC ="P43";
NET "UIOB<2>" LDC ="P44";
NET "UIOB<3>" LDC ="P45";
NET "UIOB<4>" LDC ="P46"; 
NET "UIOB<5>" LDC "'"P59";
NET "UI08<6>" LDC =="P60"; 
NET "UIOB<7>" LDC ="P61"; 
NET "UIOC<O>" LDC ="P141"; 
NET "UIDC<1>" LDC ="P140"; 
NET "UIOC<2>" LDC ="P139"; 
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NET "UIOC<3>" LOC ="P138"; 
NET "UIOC<4>" LOC ="P123"; 
NET "UIOC<S>" LOC ="P122"; 
NET "UIOC<6>" LOC ="P121"; 
NET "UIOC<7>" LOC ="P120"; 
NET "UIOD<O>" LOC ="Pi 72"; 
NET "UIOD<1>" LOC ="P173"; 
NET "UIOD<2>" LOC ="P174"; 
NET "UIOD<3>" LOC ="P175"; 
NET "SDI_O" LOC """P166"; 
NET "CLK_O" LDC ="P165"; 
NET "LDAC_O" LDC ="P164"; 
NET "LOAD_011 LDC ::c"P163";
NET "CS_O" LDC ="P161"; 
NET "SDO_O" LDC ="P150"; 
NET "RSTSEL_O" LDC ="P149"; 
NET "RST_O" LOC ="P147"; 
NET ''SDI_1" LOC ="P135"; 
NET "CLK_1" LOC ="P134"; 
NET "LDAC_1" LDC ="P133"; 
NET "LOAD_!" LDC ="P132'1;
NET "CS_1" LDC "'"P129"; 
NET "SDO_l" LDC ="P128"; 
NET "RSTSEL_1" LDC ="P127"; 
NET "RST_l" LOC ="P126"; 
NET "SDI_2" LOC ="P11211;
NET "CLK_2 1' LOC ="P111"; 
NET "LDAC_2" LDC ="P109"; 
NET "LOAD_2" LDC ="P99"; 
NET "CS_2" LDC ="P98"; 
NET "SD0_2" LDC ="P97"; 
NET "RSTSEL_2" LDC ="P96"; 
NET "RST_2" LDC ="P95"; 
NET "TR" LDC ="P180"; 
NET "HB_O<O>" LOC ="P21"; 
NET "H8_0<1>" LOC ="P22"; 
NET "H8_0<2>" LOC ="P23"; 
NET "H8_0<3>" LOC ="P24"; 
NET "H8_0<4>" LOC =11P27"; 
NET "H8_0<5>11 LOC ="P2811;
NET '1H8_0<6>" LOC ="P29''; 
NET "H8_0<7>" LOC ="P30"; 
NET "HA2_0<0>" LOC "'"P6"; 
NET "HA2_0<1>" LOC ="P5"; 
NET "HA2_0<2>" LOC """P7";
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NET "RW" LDC ="P15"; 
NET "HEN" LDC ="P16"; 
NET "RST_IN" LDC ="P18";
NET "BUTTONS<O>" LOC ="P33";
NET "BUTTONS<!>" LOC "'"P34";
NET "BUTTONS<2>" LOC ="P35";
NET "BUTTONS<3>" LOC ="P36";
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APPENDIX K 
IPENGINE CONFIGURATION FILES 
The following code listings are configuration files for the IpEngine from Brightstar 
Engineering. The code was compiled using Code Warrior for embedded Power PC. 
K.1 upm.txt
The capture file below, upm.txt, contains a log file of the IpEngine console session
used to determine UPM (user programmable machine) settings for properer timing of 
lpEngine RAM. 
>ww ff000168 40000000; rw ff000168; rw ff00017c
FF000168 40000000
FF00017C : OFFFFC24
>ww ff000168 40000001; rw ff000168; rw ff00017c
FF000168 40000001
FF00017C : OFFFFC04
>ww ff000168 40000002; rw ff000168; rw ff00017c
FF000168 40000002
FF00017C : 08F3FCOO
>ww ff000168 40000003; rw ff0Q0168; rw ff00017c
FF000168 40000003
FF00017C : 17F7FC07
>ww ff000168 40000004; rw ff000168; rw ff00017c
FF000168 40000004
FF00017C : FFFFFC07




>ww ff000168 40000006; rw ff000168; rw ff00017c
FF000168 40000006
FF00017C : FFFFFC05
>ww ff000168 40000007; rw ff000168; rw ff00017c
FF000168 40000007
FF00017C: FFFFFC05
>ww ff000168 40000008; rw ff000168; rw ff00017c
FF000168 40000008
FF00017C : OFFFFC24
>ww ff000168 40000009; rw ff000168; rw ff00017c
FF000168 40000009
FF00017C : OFFFFC04
>ww ff000168 4000000a; rw ff000168; rw ff00017c
FF000168 4000000A
FF00017C : 08F3FCOO
>ww ff000168 4000000b; rw ff000168; rw ff00017c
FF000168 4000000B
FF00017C : 07F3FCOC
>ww ff000168 4000000c; rw ff000168; rw ff00017c
FF000168 4000000C
FF00017C : 08F3FCOO
>ww ff0001'68 4000000d; rw ff000168; rw ff00017c
FF000168 40000000
FF00017C : 07F3FCOC
>ww ff000168 4000000e; rw ff000168; rw ff00017c
FF000168 4000000£
FF00017C : 08F3FCOO
>ww ff000168 4000000f; rw ff000168; rw ff00017c
FF000168 4000000F
FF00017C : 07F3FCOC
>ww ff000168 40000010; rw ff000168; rw ff00017c
FF000168 40000010
FF00017C : 08F3FCOO
>ww ff000168 40000011; rw ff000168; rw ff00017c
FF000168 40"000011
FF00017C : 17F7FC07




>ww ff000168 40000013; rw ff000168; rw ff00017c
FF000168 40000013
FF00017C : FFFFFC04
>ww ff000168 40000014; rw ff000168; rw ff00017c
FF000168 40000014
FF00017C : FFFFFC04
>ww ff000168 40000015; rw ff000168; rw ff00017c
FF000168 40000015
FF00017C: FFFFFC04
>ww ff000168 40000016; rw ff000168; rw ff00017c
FF000168 40000016
FF00017C: FFFFFC05
>ww ff000168 40000017; rw ff000168; rw ff00017c
FF000168 40000017
FF00017C: FFFFFC07
>ww ff000168 40000018; rw ff000168; rw ff00017c
FF000168 40000018
FF00017C : OFFFFC24
>ww ff000168 40000019; rw ff000168; rw ff00017c
FF000168 40000019
FF00017C : OFFFFC04
>ww ff000168 4000001a; rw ff000168; rw ff00017c
FF000168 4000001A
FF00017C : OBFFFCOO
>ww ff000168 4000001b; rw ff000168; rw ff00017c
FF000168 4000001B
FF00017C : 17FFFC07
>ww ff000168 4000001c; rw ff000168; rw ff00017c
FF000168 4000001C
FF00017C: FFFFFC05
>ww ff000168 4000001d; rw fi000168; rw ff00017c
FF000168 40000010
FF00017C: FFFFFC04
>ww ff000168 4000001e; rw ff000168; rw ff00017c
FF000168 4000001E
FF00017C: FFFFFC07




>ww ff000168 40000020; rw ff000168; rw ff00017c
FF000168 40000020
FF00017C: OFFFFC24
>ww ff000168 40000021; rw ff000168; rw ff00017c
FF000168 40000021
FF00017C : OFFFFC04
>wW' ff000,168 40000022; rw ff000168; rw ff00017c
FF000168 40000022
FF00017C : OSFFFCOO
>ww ff000168 40000023; rw ff000168; rw ff00017c
FF000168 40000023
FF00017C : 07FFFCOC
>ww ff000168 40000024; rw ff000168; rw ff00017c
FF000168 40000024
FF00017C : OSFFFCOO
>ww ff000168 40000025; iw ff000168; rw ff00017c
FF000168 40000025
FF00017C : 07FFFCOC
>ww ff000168 40000026; rw ff000168; rw ff00017c
FF000168 40000026
FF00017C : OBFFFCOO
>ww ff000168 40000027; rw ff000168; rw ff00017c
FF000168 40000027
FF00017C : 07FFFCOC
>ww ff000168 40000028; rw ff000168; rw ff00017c
FF000168 40000028
FF00017C : OSFFFCOO
>ww ff000168 40000029; rw ff000168; rw ff00017c
FF000168 40000029
FF00017C : 37FFFC07
>ww ff000168 4000002a; rw ff000168; rw ff00017c
FF000168 4000002A
FF00017C: FFFFFC04
>ww ff000168 4000002b; rw ff000168; rw ff00017c
FF000168 4000002B
FF00017C : FFFFFC04
>ww ff000168 4000002c; rw ff000168; rw ff00017c
FF000168 4000002C
FF00017C: FFFFFC04





>ww ff000168 4000002e; rw ff000168; rw ff00017c
FF000168 4000002E
FF00017C: FFFFFC07 
>ww ff000168 4000002£; rw ff000168; rw ff00017c
FF000-168 4000002F
FF00017C: FFFFFC07
>ww ff000168 40000030; rw ff000168; rw ff00017c
FF000168 40000030
FF00017C : FOFFFC04
>ww ff000168 40000031; rw ff000168; rw ff00017c
FF000168 40000031
FF00017C : 80FFFC04
>ww ff000168 40000032; rw ff000168; rw ff00017c
FF000168 40000032
FF00017C : OOFFFC04
>ww ff000168 40000033; rw ff000168; rw ff00017c
FF000168 40000033
FF00017C : OFFFFC04
>ww ff000168 40000034; rw ff000168; rw ff00017c
FF000168 40000034
FF00017C: OFFFFC04
>ww ff000168 40000035; rw ff000168; rw ff00017c
FF000168 40000035
FF00017C : OFFFFC04
>ww ff000168 40000036; rw ff000168; rw ff00017c
FF000168 40000036
FF00017C: 1FFFFC04
>ww ff000168 40000037; rw ff000168; rw ff00017c
FF000168 40000037
FF00017C: FFFFFC04
>ww ff000168 40000038; rw ff000168; rY ff00017c
FF000168 40000038
FF00017C : FFFFFC04
>wY ff000168 40000039; rY ff000168; rw ff00017c
FF000168 40000039
FF00017C : FFFFFC07




FF00017C : FFFFFC07 
>ww ff000168 4000003b; rw ff000168; rw ff00017c
FF000168 4000003B
FF00017C: FFFFFC07
>ww ££000168 4000003c; rw ff000168; rw ff00017c
FF000168 4000003C
FF00017C : FFFFFC07
>ww ff000168 4000003d; rw ff000168; rw ff00017c
FF000168 4000003D
FF00017C: FFFFFC07
>ww ££000168 4000003e; rw ££000168; rw ff00017c
FF000168 4000003E 
FF00017C: FFFFFC07 




The BDM initialization file below, ipEngine_823jnit.txt, contains configuration infor­
mation to run the ipEngine in dedug mode and configure memory based on configuration 
data in upm.txt. 
,*-------1---------2---------3---------4---------s---------6---------7---------·--------------------------------------------------------------------
IpEngine configuration for MPC 823. (ipEngine from Brightstar Engineering)
Written by : KZ (Based on RPX Lite Configuation file by Collin T. Chan) 
Date :4/28/00 
Note: The following Exceptions must be caught. 
(For earlier IDE set the DER register) 
Ox40000000 System Reset 
Ox20000000 Check Stop 
Ox00800000 Program 
Ox00020000 Trace 
Ox00004000 Software Emulation 
Ox00000001 Development Port 
,--------------------------------------------------------------------
;--------------------------------------------------------------------
IMMR - Internal Memory Map Register (p12-34) set to OxffOOOOOO
coresponding to ipEngine 1 s MPC823 On-chip registers 
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MSR - Machine State Register (p6-20) configured with Machine
Check Enable (ME) and Recoverable Interupt (RI) bits set
SRR1 - Save/Restore Register (p7-9) 1 set to current machine
status (ie SRR1 = MSR)
DER - Debug Enable Register (p20-57) left at default
SYPCR - System Protection Control Register (p12-35) configured with
watchdog disabled 
ICTRL - Instruction Support Control Register (p20-45) configured 
for ISCT_SER = 110 (Core not serialized and show cycle performed 
for all indirect changes in program flow) 
SIUMCR - System Configuration and Protection Register (p12-30) set 
to configure pin functionality 
writespr 638 OxFFOOOOOO # IMMR 
writereg MSR Ox00001002 # MSR 
writespr 27 Ox00001002 # SRR1 
#writespr 149 Ox0082400 # DER 
writemem.l OxFF000004 OxFFFFFF88 # SYPCR 
writespr 158 Ox00000007 # ICTRL 
writemem.l OxFFOOOOOO OxOOOOOOOO # SIUMCR 
• 
; SCCR - System Clock and Reset Control Register (p5-3) 
; PLPRCR - PLL Low-Power and Reset Control Register (p5-7) 








Set up the chip selects for ipEngine Memory Map 
'0000. 0000 - OOFF. FFFF 
FC00.0000 - FC7F.FFFF 
FE00.0000 - FE3F.FFFF 
FF00.0000 - FF00.3FFF 
FFOl.0000 - FFOi.0000 
FF02.0000 - FF02.0000 
16MB DRAM (4Mx32 60ns EDD) 
8MB FPGA Space 
4MB Flash (2Mx16 90ns) 
MPC823 On-Chip Registers 
FPGA Config Register 






Base Resgisters {p15-9) set to base addresses of memories. 
- Option Registers (p15-11)
- Memory Periodic Timer Prescaler Register (p15-28) set devisior
of BRGCLK to divide by 32
- Machine A Mode Register (p15-19) {DRAM Control)
- Machine D Mode Register (p15-23) Disabled
;Memory dump from ipEngine after firmware boot. 
BRO ORO BR1 OR1 
;FF000100 FE000801 FFOOOF84 FC000801 FF000934 
BR2 OR2 BR3 OR3 
;FF000110 00000081 FF000800 FF010001 FFFFOF24 
,--------------------------------------------------------------------
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writemem.w OxFF00017A Ox0200 # MPTPR 
writemem.l OxFF000170 Ox17A20000 # MAMR 
writemem.l OxFF000174 Ox00001000 # MBMR 
writemem.1 OxFF000118 OxFF010001 # BR3 - FPGA Config Reg 
writemem.1 OxFF00011C OxFFFFOF24 # OR3 
writemem.l OxFF000110 Ox00000081 # BR2 - DRAM 
writemem.l OxFF000114 OxFFOOOSOO # OR2 - (16M) 
writemem.l OxFF000108 OxFC000801 # BR1 FPGA Space 
writemem.l OxFF00010C OxFF000934 # OR1 - (8MB) 
writemem.l OxFF000100 OxFE000801 # BRO - Flash 
writemem.l OxFF000104 OxFFOOOF84 # ORO (4118) 
; ----- ----- ------- ---------------------------------
UPMA Initialization for DRAM - EOO, 16MB, 60ns 
; MCR - Memory Command Register (p15-17) 
-; MOR - Memory Data Register (p15-26) 
,--------------------------------------------------------------------
# Single Read 
writemem.l OxFF00017C OxOFFFFC24 
writemem.l OxFF000168 OxOOOOOOOO 
writemem.l OxFF00017C OxOFFFFC04 
writemem.l OxFF000168 Ox00000001 
writemem.l OxFF00017C OxOBF3FCOO 
writemem.l OxFF000168 Ox00000002 
writemem. l OxFF00017C Ox-17F7FC07 
writemem.l OxFF000168 Ox00000003 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox00000004 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox00000005 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox00000006 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox00000007 
# Burst Read 
writemem.l OxFF00017C OxOFFFFC24 
writemem.l OxFF000168 Ox00000008 
writemem.l OxFF00017C OxOFFFFC04 
writemem.l OxFF000168 Ox00000009 
writemem.l OxFF00017C Ox08F3FCOO 
writemem.1 OxFF000168 OxOOOOOOOA 
wri�emem.1 OxFF00017C Ox07F3FCOC 
writemem.l OxFF000168 OxOOOOOOOB 




--- ---- -------�--------· 
writemem.l OxFF000168 OxOOOOOOOC 
writemem.l OxFF00017C Ox07F3FCOC 
writemem.l OxFF000168 OxOOOOOOOD 
writemem.l OxFF00017C Ox08F3FCOO 
writemem.l OxFF000168 OxOOOOOOOE 
writemem.l OxFF00017C Ox07F3FCOC 
writemem.l OxFF000168 OxOOOOOOOF 
writemem.l OxFF00017C Ox08F3FCOO 
writemem.l OxFF000168 Ox00000010 
writemem.l OxFF00017C Ox17F7FC07 
writemem.l OxFFOOOi68 Ox00000011 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox00000,012 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox00000013 
writemem.1 OxFF00017C OxFFFFFC04 
writemem.1 OxFF000168 Ox00000014 
writemem.1 OxFF00017C OxFFFFFC04 
writemem.1 OxFF000168 Ox00000015 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox00000016 
writemem.1 OxFF00017C OxFFFFFC07 
writemem.1 OxFF000168 Ox00000017 
# Single Write 
writemem.l OxFF00017C OxOFFFFC24 
writemem.1 OxFF000168 Oxb0000018 
writemem.1 OxFF00017C Ox0FFFFC04 
writemem.1 OxFF000168 Ox00000019 
writemem.1 OxFF00017C OxOBFFFCOO 
writemem.l OxFF000168 Ox0000001A 
writemem.l OxFF00017C Ox17FFFC07 
writemem.l OxFF000168 Ox0000001B 
writemem.l OxFF00017C OxFFFFFC05 
writemem.l OxFF000168 Ox0000001C 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox0000001D 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000001E 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000001F 
# Burst Write 
writemem.l OxFF00017C OxOFFFFC24 
writemem.l OxFF000168 Ox00000020 
writemem.l OxFF00017C OxOFFFFC04 
writemem.l OxFF000168 Ox00000021 
writemem.l OxFF00017C Ox08FFFCOO 
154 
writemem.l OxFF000168 Ox00000022 
writemem.l OxFF00017C Ox07FFFCOC 
writemem.l OxFF000168 Ox00000023 
writemem.l OxFF00017C OxOBFFFCOO 
writemem.l OxFF000168 Ox00000024 
writemem.l OxFF00017C Ox07FFFCOC 
writemem.l OxFF000168 Ox00000025 
writemem.l OxFF00017C Ox08FFFCOO 
writemem.l OxFF000168 Ox00000026 
writemem.l OxFF00017C Ox07FFFCOC 
writemem.l OxFF000168 Ox00000027 
writemem.l OxFF00017C Ox08FFFCOO 
writemem.l OxFF000168 Ox00000028 
writemem.l OxFF00017C Ox37FFFC07 
writemem.l OxFF000168 Ox00000029 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox0000002A 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox00000028 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox0000002C 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox0000002D 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000002E 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000002F 
# Refresh 
writemem.l OxFF00017C OxFOFFFC04 
writemem.1 OxFF000168 Ox00000030 
writemem.l OxFF00017C Ox80FFFC04 
writemem.l OxFF000168 Ox00000031 
writemem.l OxFF00017C OxOOFFFC04 
writemem.l OxFF000168 Ox00000032 
writemem.l OxFF00017C OxOFFFFC04 
writemem.1 OxFF000168 Ox00000033 
writemem.l OxFF00017C OxOFFFFC04 
writemem.l OxFF000168- Ox00000034 
writemem.l OxFF00017C OxOFFFFC04 
writemem.l OxFF000168 Ox00000035 
writemem.l OxFF00017C Ox1FFFFC04 
writemem.l OxFF000168 Ox00000036 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 OxOOOOOQ37 
writemem.l OxFF00017C OxFFFFFC04 
writemem.l OxFF000168 Ox00000038 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox00000039 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000003A 
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writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000003B 
# Exception 
writemem.l OxFF00017C OxFFFFFC07 
writemem.1 OxFF000168 Ox0000003C 
writemem.1 OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000003D 
writemem.l OxFF00017C OxFFFFFC07 
writemem.l OxFF000168 Ox0000003E 
writemem.1 OxFF00017C OxFFFFFC07 
writemem.1 OxFF000168 Ox0000003F 
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